EEWORLDEEWORLDEEWORLD

Part Number

Search

5T93GL061PFGI

Description
clock buffer 450 mhz 2.5V lvds 1;6 clk buffer
Categorysemiconductor    Other integrated circuit (IC)   
File Size145KB,14 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Environmental Compliance  
Download Datasheet Parametric Compare View All

5T93GL061PFGI Online Shopping

Suppliers Part Number Price MOQ In stock  
5T93GL061PFGI - - View Buy Now

5T93GL061PFGI Overview

clock buffer 450 mhz 2.5V lvds 1;6 clk buffer

5T93GL061PFGI Parametric

Parameter NameAttribute value
ManufactureIDT (Integrated Device Technology)
Product CategoryClock Buffe
RoHSYes
PackagingReel
Factory Pack Quantity250
IDT5T93GL061
2.5V LVDS 1:6 GLITCHLESS CLOCK BUFFER TERABUFFER II
INDUSTRIAL TEMPERATURE RANGE
2.5V LVDS 1:6 GLITCHLESS
CLOCK BUFFER
TERABUFFER™ II
FEATURES:
IDT5T93GL061
DESCRIPTION:
Guaranteed Low Skew < 50ps (max)
Very low duty cycle distortion < 100ps (max)
High speed propagation delay < 2.2ns (max)
Up to 450MHz operation
Selectable inputs
Hot insertable and over-voltage tolerant inputs
3.3V / 2.5V LVTTL, HSTL, eHSTL, LVEPECL (2.5V), LVPECL (3.3V),
CML, or LVDS input interface
Selectable differential inputs to six LVDS outputs
Power-down mode
2.5V V
DD
Available in TQFP package
APPLICATIONS:
• Clock distribution
The IDT5T93GL061 2.5V differential clock buffer is a user-selectable
differential input to six LVDS outputs . The fanout from a differential input to six
LVDS outputs reduces loading on the preceding driver and provides an efficient
clock distribution network. The IDT5T93GL061 can act as a translator from a
differential HSTL, eHSTL, LVEPECL (2.5V), LVPECL (3.3V), CML, or LVDS
input to LVDS outputs. A single-ended 3.3V / 2.5V LVTTL input can also be
used to translate to LVDS outputs. The redundant input capability allows for a
glitchless change-over from a primary clock source to a secondary clock source
up to 450MHz. Selectable inputs are controlled by SEL. During the switchover,
the output will disable low for up to three clock cycles of the previously-selected
input clock. The outputs will remain low for up to three clock cycles of the newly-
selected clock, after which the outputs will start from the newly-selected input.
A FSEL pin has been implemented to control the switchover in cases where a
clock source is absent or is driven to DC levels below the minimum specifications.
The IDT5T93GL061 outputs can be asynchronously enabled/disabled.
When disabled, the outputs will drive to the value selected by the GL pin. Multiple
power and grounds reduce noise.
FUNCTIONAL BLOCK DIAGRAM
GL
G
OUTPUT
CONTROL
Q1
Q1
PD
OUTPUT
CONTROL
Q2
Q2
A1
A1
1
OUTPUT
CONTROL
Q3
Q3
A2
A2
0
OUTPUT
CONTROL
Q4
Q4
SEL
FSEL
OUTPUT
CONTROL
Q5
Q5
OUTPUT
CONTROL
Q6
Q6
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
INDUSTRIAL TEMPERATURE RANGE
1
JANUARY 2007
DSC 6740/7
© 2007 Integrated Device Technology, Inc.

5T93GL061PFGI Related Products

5T93GL061PFGI 5T93GL061PFGI8
Description clock buffer 450 mhz 2.5V lvds 1;6 clk buffer IC clk buffer 2:6 450mhz 32tqfp
The most simplified version of usbasp, which cannot be simplified any further, supports s51
After I successfully made it, I deleted some unnecessary hardware. It is suitable for beginners like me to make it yourself. [img]http://www.ouravr.com/bbs/bbs_upload88916/files_8/armok01173268.jpg[/i...
songbo 51mcu
Share some good stuff with you, hehe
Some of them are divided into several parts. I would like to remind you that you must download all the parts before decompressing them, otherwise you will not be able to decompress them. Remember this...
651076842 Linux and Android
About the initialization script file of DK LM3S9B96
Hi everyone, I want to put all the programs on SDRAM recently. So before IAR jlink downloads the programs to SDRAM, I need to initialize SDRAM first. Actually, it is to use an initialization mac scrip...
thecrazyboy Microcontroller MCU
The wince5.0 image I compiled myself cannot run on the board
The board I use is s3c2410, a product of Beijing Hengfeng Ruike, which provides a bsp package. I used pb5.0 to make a wince5.0 image file, with 0 errors and 451 warnings. However, after burning it int...
amsung_gs Embedded System
Please tell me how to output the cpld pulse.
First send a high level of 30ms, then send a pulse wave with a period of 15ms, the duty cycle is 2/3, assuming the clock is 1kHz. This has troubled me for a long time, I hope you can give me some advi...
幸福两桶 FPGA/CPLD
pic development tools
Previously, I found a super small PIC development software on the Internet. It can be compiled and simulated, and the status of each port and register can be seen. Because it was deleted when the comp...
benraul Microchip MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1728  642  192  811  1703  35  13  4  17  38 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号