EEWORLDEEWORLDEEWORLD

Part Number

Search

74LVC1G86GS,132

Description
translation - voltage levels 13ns 5.5V 250mw
Categorylogic    logic   
File Size353KB,19 Pages
ManufacturerNXP
Websitehttps://www.nxp.com
Environmental Compliance
Download Datasheet Parametric Compare View All

74LVC1G86GS,132 Overview

translation - voltage levels 13ns 5.5V 250mw

74LVC1G86GS,132 Parametric

Parameter NameAttribute value
Source Url Status Check Date2013-06-14 00:00:00
Brand NameNXP Semiconduc
Is it Rohs certified?conform to
MakerNXP
package instruction1 X 1 MM, 0.35 MM HEIGHT, 0.35 MM PITCH, SOT-1202, SON-6
Manufacturer packaging codeSOT1202
Reach Compliance Codecompli
74LVC1G86
2-input EXCLUSIVE-OR gate
Rev. 10 — 2 July 2012
Product data sheet
1. General description
The 74LVC1G86 provides the 2-input EXCLUSIVE-OR function.
Inputs can be driven from either 3.3 V or 5 V devices. These features allow the use of
these devices in a mixed 3.3 V and 5 V environment.
This device is fully specified for partial Power-down applications using I
OFF
.
The I
OFF
circuitry disables the output, preventing the damaging backflow current through
the device when it is powered down.
2. Features and benefits
Wide supply voltage range from 1.65 V to 5.5 V
High noise immunity
Complies with JEDEC standard:
JESD8-7 (1.65 V to 1.95 V)
JESD8-5 (2.3 V to 2.7 V)
JESD8B/JESD36 (2.7 V to 3.6 V)
ESD protection:
HBM JESD22-A114F exceeds 2000 V
MM JESD22-A115-A exceeds 200 V
24
mA output drive (V
CC
= 3.0 V)
CMOS low power consumption
Latch-up performance exceeds 250 mA
Direct interface with TTL levels
Inputs accept voltages up to 5 V
Multiple package options
Specified from
40 C
to +85
C
and
40 C
to +125
C

74LVC1G86GS,132 Related Products

74LVC1G86GS,132 74LVC1G86GW,125 74LVC1G86GF,132 74LVC1G86GM,132 74LVC1G86GV,125 74LVC1G86GN,132 74LVC1G86GM,115
Description translation - voltage levels 13ns 5.5V 250mw logic gates 3.3V picogate logic gates 3.3V single 2-input logic gates single D-type logic gates exclusive-OR gate logic gates OR 0.5 V 50 mA logic gates 3.3V 2-input EX-OR
Brand Name NXP Semiconduc NXP Semiconduc NXP Semiconduc NXP Semiconduc NXP Semiconduc NXP Semiconduc NXP Semiconductor
Is it Rohs certified? conform to conform to conform to conform to conform to conform to conform to
package instruction 1 X 1 MM, 0.35 MM HEIGHT, 0.35 MM PITCH, SOT-1202, SON-6 TSSOP, TSSOP5/6,.08 VSON, SOLCC6,.04,14 VSON, SOLCC6,.04,20 PLASTIC, SOT-753, SC-74A, 5 PIN 1 X 0.90 MM, 0.35 MM HEIGHT, SOT-1115, SON-6 VSON, SOLCC6,.04,20
Manufacturer packaging code SOT1202 SOT353-1 SOT891 SOT886 SOT753 SOT1115 SOT886
Reach Compliance Code compli compli compli compli compli compli compliant
Maker NXP - NXP NXP NXP NXP NXP
Parts packaging code - TSSOP SON SON TSOP SON SON
Contacts - 5 6 6 5 6 6
series - LVC/LCX/Z LVC/LCX/Z LVC/LCX/Z LVC/LCX/Z - LVC/LCX/Z
JESD-30 code - R-PDSO-G5 S-PDSO-N6 R-PDSO-N6 R-PDSO-G5 - R-PDSO-N6
JESD-609 code - e3 e3 e3 e3 - e3
length - 2.05 mm 1 mm 1.45 mm 2.9 mm - 1.45 mm
Load capacitance (CL) - 50 pF 50 pF 50 pF 50 pF - 50 pF
Logic integrated circuit type - XOR GATE XOR GATE XOR GATE XOR GATE - XOR GATE
MaximumI(ol) - 0.024 A 0.024 A 0.024 A 0.024 A - 0.024 A
Humidity sensitivity level - 1 1 1 1 - 1
Number of functions - 1 1 1 1 - 1
Number of entries - 2 2 2 2 - 2
Number of terminals - 5 6 6 5 - 6
Maximum operating temperature - 125 °C 125 °C 125 °C 125 °C - 125 °C
Minimum operating temperature - -40 °C -40 °C -40 °C -40 °C - -40 °C
Package body material - PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY - PLASTIC/EPOXY
encapsulated code - TSSOP VSON VSON TSSOP - VSON
Encapsulate equivalent code - TSSOP5/6,.08 SOLCC6,.04,14 SOLCC6,.04,20 TSOP5/6,.11,37 - SOLCC6,.04,20
Package shape - RECTANGULAR SQUARE RECTANGULAR RECTANGULAR - RECTANGULAR
Package form - SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, VERY THIN PROFILE SMALL OUTLINE, VERY THIN PROFILE SMALL OUTLINE, THIN PROFILE, SHRINK PITCH - SMALL OUTLINE, VERY THIN PROFILE
Peak Reflow Temperature (Celsius) - 260 260 260 260 - 260
power supply - 3.3 V 3.3 V 3.3 V 3.3 V - 3.3 V
Prop。Delay @ Nom-Su - 6.5 ns 6.5 ns 6.5 ns 6.5 ns - -
propagation delay (tpd) - 13 ns 13 ns 13 ns 13 ns - 13 ns
Certification status - Not Qualified Not Qualified Not Qualified Not Qualified - Not Qualified
Schmitt trigger - NO NO NO NO - NO
Maximum seat height - 1.1 mm 0.5 mm 0.5 mm 1.1 mm - 0.5 mm
Maximum supply voltage (Vsup) - 5.5 V 5.5 V 5.5 V 5.5 V - 5.5 V
Minimum supply voltage (Vsup) - 1.65 V 1.65 V 1.65 V 1.65 V - 1.65 V
Nominal supply voltage (Vsup) - 2.7 V 2.7 V 2.7 V 3.3 V - 2.7 V
surface mount - YES YES YES YES - YES
technology - CMOS CMOS CMOS CMOS - CMOS
Temperature level - AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE - AUTOMOTIVE
Terminal surface - Tin (Sn) Tin (Sn) Tin (Sn) Tin (Sn) - Tin (Sn)
Terminal form - GULL WING NO LEAD NO LEAD GULL WING - NO LEAD
Terminal pitch - 0.65 mm 0.35 mm 0.5 mm 0.95 mm - 0.5 mm
Terminal location - DUAL DUAL DUAL DUAL - DUAL
Maximum time at peak reflow temperature - 30 30 30 30 - 30
width - 1.25 mm 1 mm 1 mm 1.5 mm - 1 mm
method of packing - - TAPE AND REEL TAPE AND REEL TAPE AND REEL - TAPE AND REEL
Please help, how does this circuit work?
When operating at DC, the op amp acts like a comparator. How can it provide a stable bias current for the optocoupler?...
文博东南 Analog electronics
Please help, God help
How to solve the problem of missing border file when generating gerber photo-drawing file from pcb file? Then check the forbidden wiring layer....
飞扬0005 Electronics Design Contest
Renesas Electronics Analog & Power Devices Quick Reference
[b] Renesas Electronics Analog & Power Devices Quick Reference Manual[/b][b][size=4][/size][/b]...
qwqwqw2088 Analogue and Mixed Signal
Use your imagination and play an association game
Game rules: This is an example of an association game : think of noodles, then think of bowls. The person below: think of bowls, then think of chopsticks, and so on. Start from me: think of the world ...
gaoyanmei Talking
Glitch and Synchronous Design
uCombinational logic glitches are often always present and difficult or even impossible to eliminate. uGlitches are only a problem in asynchronous designs (connected to clocks, asynchronous resets, en...
eeleader FPGA/CPLD
Questions about LCD screen Chinese characters display
The example in the manual of the 240128 dot matrix T6963C controller direct connection method is compiled, but the screen shows a flowery screen or a mess after it is turned on. . . Then the indirect ...
wende Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2463  377  2804  2902  2795  50  8  57  59  56 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号