51760-11712407CB datasheet, PDF

51760-11712407CB: DescriptionBoard Connector, 148 Contact(s), Female, Right Angle, Press Fit Terminal, Guide Pin, Receptacle; CategoryThe connector The connector; File Size259KB，3 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/

Download Datasheet Parametric View All

51760-11712407CB Overview

Board Connector, 148 Contact(s), Female, Right Angle, Press Fit Terminal, Guide Pin, Receptacle

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Objectid	307932973
Reach Compliance Code	compliant
ECCN code	EAR99
Board mount options	HOLE .138-.163
body width	0.47 inch
subject depth	0.865 inch
body length	9.75 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact arrangement	S124P24
Contact completed and terminated	TIN/LEAD
Contact point gender	FEMALE
Contact material	COPPER ALLOY
Contact resistance	20 mΩ
Contact style	HYBRID
Dielectric withstand voltage	2500VDC V
Durability	200 Cycles
maximum insertion force	.973 N
Insulation resistance	500000000 Ω
insulator material	GLASS FILLED POLYETHYLENE
Manufacturer's serial number	51760
Mixed contacts	YES
Installation option 1	GUIDE PIN
Installation option 2	LOCKING
Installation method	RIGHT ANGLE
Installation type	BOARD
Number of connectors	ONE
Maximum operating temperature	105 °C
Minimum operating temperature	-55 °C
Rated current (signal)	3 A
Guideline	UL
reliability	COMMERCIAL
Terminal length	0.154 inch
Termination type	PRESS FIT
Total number of contacts	148
Evacuation force-minimum value	.17792 N

PDM: Rev:M

STATUS:

Released

Printed: Dec 20, 2010

Good book recommendation--------"100 Examples of Microwave RF Circuit Design and Simulation": [size=6][b]下载：[/b][/size]...; dontium RF/Wirelessly

STM32 Network SMI Interface: 1Introduction to Ethernet The Ethernet peripheral of STM32F20X and STM32F21 can receive and send data according to the IEEE802.3-2002 standard.Ethernet provides a complete and flexible peripheral to m...; 嵌入式enjoy stm32/stm8

A method to avoid latches in Verilog: To avoid latches, you can pre-assign unconditional default values to variables in an ALWAYS block, as follows: This is a relatively simple way to avoid latches. I personally think that even if the def...; eeleader FPGA/CPLD

Cyclone3 I/O logic level compatibility issue: I use FPGA's 3, 4, 5, 6 banks to connect to DDR1 interface. DDR's I/O voltage is 2.5V, but I connected the VCCIO of these banks of FPGA to 3.3V. What impact will this have on the subsequent circuit de...; happysheep224 FPGA/CPLD

CC3200-LAUNCHXL Development Board: The development board has complete documentation and is easy to use. I used IAR7.2.0 + cc3200sdk-1.3.0-windows-installer.exe + CC3x00ServicePack-1.0.1.13-2.11.0.1-windows-installer.exe to build the pl...; Jacktang Wireless Connectivity

PCB Library: I need to change the PCB component package of someone else's LAY board. I have done the component package in the library, but I can't see the drawn component package when I modify the PCB. I am a novi...; 星空198711 PCB Design

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components