EEWORLDEEWORLDEEWORLD

Part Number

Search

Q16FP4BPKKR24-023

Description
Visible LED,
CategoryLED optoelectronic/LED    photoelectric   
File Size2MB,8 Pages
ManufacturerAPEM
Environmental Compliance
Download Datasheet Parametric View All

Q16FP4BPKKR24-023 Overview

Visible LED,

Q16FP4BPKKR24-023 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid145055187512
Reach Compliance Codecompliant
Country Of OriginUK
YTEOL2
Other featuresUL RECOGNIZED
colorHIGH EFFICIENCY RED
ConfigurationSINGLE
Maximum forward current0.02 A
Lens typeDIFFUSED
Nominal luminous intensity10.0 mcd
Installation featuresRADIAL MOUNT
Number of functions1
Number of terminals2
Optoelectronic device typesSINGLE COLOR LED
total height2 mm
method of packingBULK
shapeCYLINDRICAL
surface mountNO
Terminal pitch2.5 mm
IN
D
1
-Q
19
6-
Q16 series
Ø16 mm panel mount LED indicators
DISTINCTIVE FEATURES
Secret until lit polycarbonate decals or custom engraving
10 mm colored diffused epoxy lens or 10 mm water clear
super bright LEDs
(2.8 x 0.8) solder lug/faston terminals, pins or (200 mm long)
wire terminations
Available in RGB
ENVIRONMENTAL SPECIFICATIONS
• IP67 sealing option (EN60529)
• Operating & Storage Temperature Range:
Rear plastic body:
-30 ° C to +65° C ( –22 °F to +149 °F)
Rear epoxy body:
-40 ° C to +85° C ( –40 °F to +185 °F)
GENERAL SPECIFICATIONS
• Max Reverse Voltage: 5 V
• Viewing Angle: 30–100° (dependant on model)
• Life Expectancy: 100,000 hours
• Torque: 75 cNm (dependent on option)
• Maximum panel thickness 11 mm
MATERIALS
• Plated brass bezel finished in bright chrome, black or satin grey and
moulded polycarbonate rear body
MOUNTING
The company reserves the right to change specifications without notice.
All LED characteristics are dependent upon environmental conditions. Therefore published data
should be considered nominal and subject to variations.
.
1
LED INDICATORS
03
Xilinx FPGA Design Optimization
Asynchronous resets also have an impact on general logic structures. Since all Xilinx FPGA general purpose registers have the ability to program reset/set as either asynchronous or synchronous, design...
eeleader FPGA/CPLD
LEGO EV3 console system ported to BBB
...
活着的亡灵 DSP and ARM Processors
How to do this question?
In x86 CPU protected mode, design a storage manager that supports three processes to be loaded into memory at the same time. Please use GDT, LDT, TSS... and assembly language or C language to implemen...
raez Embedded System
The evolution history of the world's famous car brand logos - Volkswagen
[b]Volkswagen[/b][b] Volkswagen[/b] Volkswagen's name comes from the German word for "people's car." You wouldn't know from the information on the Volkswagen website that the company's history can be ...
1ying Automotive Electronics
Freescale MCF51JM128 USB host port
Has anyone used Freescale's MCF51JM128 to successfully develop a USB host for data download and storage in a USB storage device? We are developing a car driving recorder for a certain car company, whi...
wo_mig Automotive Electronics
FPGA IO definition and usage
In VHDL language, defining IO means defining the pin as input or output or input and output.The syntax is as follows:A: IN STD_LOGIC; --------------defined as inputB : OUT STD_LOGIC; --------------def...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 783  2514  687  1822  2694  16  51  14  37  55 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号