EEWORLDEEWORLDEEWORLD

Part Number

Search

Q67000-S078

Description
SIPMOS Small-Signal Transistor (N channel Enhancement mode Logic Level)
File Size73KB,7 Pages
ManufacturerSIEMENS
Websitehttp://www.infineon.com/
Download Datasheet Compare View All

Q67000-S078 Overview

SIPMOS Small-Signal Transistor (N channel Enhancement mode Logic Level)

BS 107
SIPMOS
®
Small-Signal Transistor
• N channel
• Enhancement mode
• Logic Level
• V
GS(th)
= 0.8...2.0V
Pin 1
S
Type
BS 107
Type
BS 107
Pin 2
G
Marking
BS 107
Pin 3
D
V
DS
200 V
I
D
0.13 A
R
DS(on)
26
Package
TO-92
Ordering Code
Q67000-S078
Tape and Reel Information
E6288
Maximum Ratings
Parameter
Drain source voltage
Drain-gate voltage
Symbol
Values
200
200
Unit
V
V
DS
V
DGR
R
GS
= 20 kΩ
Gate source voltage
Gate-source peak voltage,aperiodic
Continuous drain current
V
GS
V
gs
I
D
±
14
±
20
A
0.13
T
A
= 31 °C
DC drain current, pulsed
I
Dpuls
0.52
T
A
= 25 °C
Power dissipation
P
tot
1
W
T
A
= 25 °C
Semiconductor Group
1
12/05/1997

Q67000-S078 Related Products

Q67000-S078 BS107
Description SIPMOS Small-Signal Transistor (N channel Enhancement mode Logic Level) SIPMOS Small-Signal Transistor (N channel Enhancement mode Logic Level)
Lithium battery - Mitsubishi PHEV accident
The issue regarding Mitsubishi’s battery has come to an end. Let me summarize what happened here. [backcolor=rgb(255, 255, 255)][font=Arial, Helvetica, sans-serif, 宋体][b]1. The beginning of the incide...
qwqwqw2088 Analogue and Mixed Signal
Resurrection
How to revive Zhongjiu, short bl, vcc is invalid...
xw99 Embedded System
【Design Tools】Talking about FPGA
I have always wanted to write something about FPGA design, because I am a little bit dissatisfied. Why is it that for the same design, some people can fiddle with it as if it were a game, using photos...
GONGHCU FPGA/CPLD
[Feiling OK210 development board] [UBOOT] [Transplantation] steps
The process of transplanting U-Boot on the Feiling S5PV210 development board mainly includes the following four steps: 1. Download U-Boot source code 2. Modify the corresponding file code 3. Compile U...
forlinx2013 Embedded System
Capacitor models, selection, capacitance calculation and PCB layout
Capacitor model, selection, capacitance calculation and PCB layout and wiring Capacitor model, selection, capacitance calculation and PCB layout and wiring. Capacitors usually have two parasitic param...
qwqwqw2088 Analogue and Mixed Signal
I did not forward this article
I have always been a lurker in the group, and I read good information. The day before yesterday, I saw someone in the group post such an article and asked to forward it. I read it and felt very disgus...
ddllxxrr Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2548  2747  1662  1543  369  52  56  34  32  8 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号