EEWORLDEEWORLDEEWORLD

Part Number

Search

ABL-08.9990MHZ-1-X-L2-P

Description
Parallel - Fundamental Quartz Crystal, 8.999MHz Nom, HC/49US, 3 PIN
CategoryPassive components    Crystal/resonator   
File Size1MB,3 Pages
ManufacturerAbracon
Websitehttp://www.abracon.com/index.htm
Environmental Compliance
Download Datasheet Parametric View All

ABL-08.9990MHZ-1-X-L2-P Overview

Parallel - Fundamental Quartz Crystal, 8.999MHz Nom, HC/49US, 3 PIN

ABL-08.9990MHZ-1-X-L2-P Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid1545405398
package instructionHC/49US, 3 PIN
Reach Compliance Codecompliant
Country Of OriginMainland China
YTEOL6.25
Other featuresAT CUT; FOAM
Ageing5 PPM/YEAR
Crystal/Resonator TypePARALLEL - FUNDAMENTAL
Drive level100 µW
frequency stability0.002%
frequency tolerance10 ppm
JESD-609 codee3
load capacitance18 pF
Installation featuresTHROUGH HOLE MOUNT
Nominal operating frequency8.999 MHz
Maximum operating temperature70 °C
Minimum operating temperature
physical sizeL11.5XB5.0XH3.5 (mm)/L0.453XB0.197XH0.138 (inch)
Series resistance80 Ω
surface mountNO
Terminal surfaceBRIGHT TIN
HC/49US (AT49) MICROPROCESSOR CRYSTAL
ABL Series
FEATURES:
• High reliability & Low Cost
• Tight stability & extended temperature
• Proven resistance welded metal package
Pb
RoHS
Compliant
APPLICATIONS:
• Home electronics
• Computers, modems, and communications
• Automotive and industrial
• High-precision TCXO and clock applications
• Microprocessors
11.5 x 5.0 x 3.5 mm
| | | | | | | | | | | | | | |
STANDARD SPECIFICATIONS:
PARAMETERS
ABRACON P/N
Frequency
Operation Mode
ABL Series
3.579545 MHz to 70 MHz
AT cut (Fundamental or 3rd OT) or BT cut (See options)
3.579545MHz - 24.0MHz (Fundamental) (Standard)
24.01 - 70.00MHz (3rd- Overtone) (Standard)
24.01MHz - 50.00MHz (Fund. AT or BT) (See options)
0°C to + 70°C (see options)
- 55°C to + 125°C
± 50 ppm max. (see options)
± 50 ppm max. (see options)
See Table 1
7pF max.
18pF (see options)
1 mW max., 100μW typical
± 5ppm max.
500 M min at 100Vdc ± 15V
1μW to 500μW
Change in frequency (Maximum - Minimum) over DLD range < ±10ppm
Change in ESR (Maximum - Minimum) over DLD range < 25% of Max ESR value
Maximum ESR over DLD range < Max ESR value
Operating Temperature
Storage Temperature
Frequency Tolerance at +25°C
Frequency Stability over the
Operating Temp. (Ref to +25°C)
Equivalent Series Resistance
Shunt Capacitance C
0
Load Capacitance C
L
Drive Level
Aging at 25°C ± 3°C Per Year
Insulation Resistance
Drive level dependency (DLD),
minimum 7 points tested
TABLE 1: ESR
FREQUENCY (MHz)
3.579 - 4.999 (Fund.)
5.000 - 5.999 (Fund.)
6.000 - 7.999 (Fund.)
8.000 - 8.999 (Fund.)
9.000 - 9.999 (Fund.)
10.000 - 15.999 (Fund.)
16.000 - 50.000 (Fund.)
24.01 - 31.999 (3rd O/T)
32.000 - 70.00 (3rd O/T)
ESR ( )
180
120
100
80
60
50
40
100
80
ABRACON IS
ISO 9001 / QS 9000
CERTIFIED
Revised: 12.04.09
30332 Esperanza, Rancho Santa Margarita, California 92688
tel 949-546-8000
|
fax 949-546-8001
| www.abracon.com
Visit www.abracon.com for Terms & Conditions of Sale
Please ask the moderator about the SPI sampling AD problem of STM32F103
I am now using STM32F103 with an external ADC to sample data from a 16-bit pressure sensor. Iplan to use SPI2's MISO (input only), SCLK (output), and CS (always low, controlled by other IO ports)in sc...
azhe999 stm32/stm8
What is the data sheet's definition of low level?
I don't understand the definition of the low level standard in a data sheet. Please help. As shown in the figure, what is the difference between the two low levels? Which range is defined as the low l...
烧黑的钽电容 PCB Design
21 classic quotes about life
Classic Quotes 1: Harvard has a famous theory: the difference between people lies in their spare time, and a person's fate is determined between 8 and 10 o'clock in the evening. Take 2 hours every nig...
张无忌1987 Talking
2015 Latest Collection of Anonymous Quadcopter and Flight Control Classic Code Sharing
[i=s]This post was last edited by apple-lmh on 2015-8-15 10:40[/i] [align=center][b][size=5][color=#ff0000]2015 Latest Collection of Anonymous Quadcopter Host Computer and Flight Control Classic Code ...
apple-lmh Electronics Design Contest
How can I add a key level trigger (CPM) to the code below to start the clock counting?
//Generate seconds countmodule miaojishi(clks,clr,cpm,s_high,s_low,cm); input clks; input clr; input cpm; output s_high; output s_low; output cm; reg[3:0] s_high; reg[3:0] s_low; reg[3:0] cm; always@(...
XXXXTTTT FPGA/CPLD
[Reality Show Version] How transistors work--EEWORLD University
Reality show version of how transistors work : https://training.eeworld.com.cn/course/2175 A transistor has three poles; the three poles of a bipolar transistor are composed of N-type and P-type emitt...
chenyy Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1634  2483  850  2135  854  33  50  18  43  5 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号