EEWORLDEEWORLDEEWORLD

Part Number

Search

ABL3-24.0100MHZ-10-L-H5-F-T

Description
Parallel - Fundamental Quartz Crystal, 24.01MHz Nom, ROHS COMPLIANT, RESISTANCE WELDED, METAL, HC/49US, 2 PIN
CategoryPassive components    Crystal/resonator   
File Size1MB,3 Pages
ManufacturerAbracon
Websitehttp://www.abracon.com/index.htm
Environmental Compliance
Download Datasheet Parametric View All

ABL3-24.0100MHZ-10-L-H5-F-T Overview

Parallel - Fundamental Quartz Crystal, 24.01MHz Nom, ROHS COMPLIANT, RESISTANCE WELDED, METAL, HC/49US, 2 PIN

ABL3-24.0100MHZ-10-L-H5-F-T Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid1928235600
package instructionROHS COMPLIANT, RESISTANCE WELDED, METAL, HC/49US, 2 PIN
Reach Compliance Codecompliant
Country Of OriginJapan
YTEOL5.98
Other featuresAT CUT; TAPE AND REEL
Ageing5 PPM/YEAR
Crystal/Resonator TypePARALLEL - FUNDAMENTAL
Drive level100 µW
frequency stability0.005%
frequency tolerance5 ppm
load capacitance10 pF
Installation featuresTHROUGH HOLE MOUNT
Nominal operating frequency24.01 MHz
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
physical sizeL11.5XB5.0XH2.0 (mm)/L0.453XB0.197XH0.079 (inch)
Series resistance40 Ω
surface mountNO
HC/49US (AT49) MICROPROCESSOR CRYSTAL
ABL3 Series
FEATURES:
• Reduced height at 2.0mm
• High reliability & Low Cost
• Tight stability & extended temperature
• Proven resistance welded metal package
Pb
RoHS
Compliant
APPLICATIONS:
• Home electronics
• Computers, modems, and communications
• Automotive and industrial
• High-precision TCXO and clock applications
• Microprocessors
11.5 x 5.0 x 2.0 mm
| | | | | | | | | | | | | | |
STANDARD SPECIFICATIONS:
PARAMETERS
ABRACON P/N
Frequency
Operation Mode
ABL3 Series
3.579545 MHz to 70 MHz
AT cut (Fundamental or 3rd OT) or BT cut (See options)
3.579545MHz - 24.0MHz (Fundamental) (Standard)
24.01 - 70.00MHz (3rd- Overtone) (Standard)
24.01MHz - 50.00MHz (Fund. AT or BT) (See options)
0°C to + 70°C (see options)
- 55°C to + 125°C
± 50 ppm max. (see options)
± 50 ppm max. (see options)
See Table 1
7pF max.
18pF (see options)
1 mW max., 100µW typical
± 5ppm max.
500 M
min at 100Vdc ± 15V
1µW to 500µW
Change in frequency (Maximum - Minimum) over DLD range < ±10ppm
Change in ESR (Maximum - Minimum) over DLD range < 25% of Max ESR value
Maximum ESR over DLD range < Max ESR value
Operating Temperature
Storage Temperature
Frequency Tolerance at +25°C
Frequency Stability over the
Operating Temp. (Ref to +25°C)
Equivalent Series Resistance
Shunt Capacitance C
0
Load Capacitance C
L
Drive Level
Aging at 25°C ± 3°C Per Year
Insulation Resistance
Drive level dependency (DLD),
minimum 7 points tested
TABLE 1: ESR
FREQUENCY (MHz)
3.579 - 4.999 (Fund.)
5.000 - 5.999 (Fund.)
6.000 - 7.999 (Fund.)
8.000 - 8.999 (Fund.)
9.000 - 9.999 (Fund.)
10.000 - 15.999 (Fund.)
16.000 - 50.000 (Fund.)
24.01 - 31.999 (3rd O/T)
32.000 - 70.00 (3rd O/T)
ESR (Ω)
180
120
100
80
60
50
40
100
80
ABRACON IS
ISO 9001 / QS 9000
CERTIFIED
Revised:
09.01.10
30332 Esperanza, Rancho Santa Margarita, California 92688
tel 949-546-8000
|
fax 949-546-8001
| www.abracon.com
Visit www.abracon.com for Terms & Conditions of Sale
TI group-purchased chip DIY - Part 1: ADS8332
[i=s]This post was last edited by dontium on 2015-1-23 13:02[/i]I bought the chip from a group purchase, and I was itching to make one. Later, I printed a PCB. For details, see: bbs.eeworld../thread-3...
dontium Analogue and Mixed Signal
The high level output of Mega8 IO port is about 1.5V, and the low level output is about 0.3V. Please discuss it together.
[i=s] This post was last edited by huanjun123 on 2014-11-6 15:19 [/i] I made a minimum system based on mega8. When testing, the IO port high-level output was about 1.5V and the low-level output was ab...
huanjun123 Microchip MCU
The circuit board ran for about 2 hours before it broke down
Hello everyone: I recently made 5 boards, and a strange problem occurred during the copy machine. The function of the board is to record data through the serial port, with an operating system. When ru...
tianweiming9527 Embedded System
fpga phase locked loop demodulation FM
Someone previously posted a document (vhdl) about FPGA phase-locked loops from the Japanese FPGA competition. I referred to it, changed it to Verilog, and used ModelSim to give the same simulation res...
路人甲1 FPGA/CPLD
How to use the Security Erase Unit command in the ATA protocol?
I am currently working on hard disk data destruction, using the SST55LD019 (020) hard disk controller. When executing the Security Erase Unit command 0XF4 in the ATA protocol, the value returned by St...
longeteng Embedded System
The computer won't start. The cursor keeps blinking!
My computer suddenly won’t start up! I can enter the BIOS, and the connection of the hard disk and memory is basically fine! When I start up, I enter the motherboard information interface! It should b...
自由女神 Embedded System

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1622  762  2316  2292  48  33  16  47  1  20 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号