D3D5795T12205FC-G datasheet, PDF

Datasheet> All Categories > Passive components> Crystal/resonator> D3D5795T12205FC-G

D3D5795T12205FC-G: DescriptionParallel - Fundamental Quartz Crystal, 3.5795MHz Nom,; CategoryPassive components Crystal/resonator; File Size568KB，3 Pages; ManufacturerDB Lectro Inc; Environmental Compliance

Download Datasheet Parametric View All

D3D5795T12205FC-G Overview

Parallel - Fundamental Quartz Crystal, 3.5795MHz Nom,

D3D5795T12205FC-G Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Objectid	1351494363
Reach Compliance Code	unknown
Other features	AT CUT; TR
Ageing	3 PPM/FIRST YEAR
Crystal/Resonator Type	PARALLEL - FUNDAMENTAL
Drive level	10 µW
frequency stability	0.005%
frequency tolerance	20 ppm
load capacitance	12 pF
Installation features	THROUGH HOLE MOUNT
Nominal operating frequency	3.5795 MHz
Maximum operating temperature	70 °C
Minimum operating temperature	-20 °C
physical size	D3.1XH8.3 (mm)/D0.122XH0.327 (inch)
Series resistance	180 Ω
surface mount	NO

Preview

Download Datasheet

View All

Holder code C & D & F,

CYLINDER CRYSTAL

FEATURE



Wide Frequency range



High shock tolerance



Small size



Reliable frequency stability



Lead Free & RoHS Compliant

QUARTZ CRYSTAL UNIT

APPLICATIONS



Microprocessor Systems

Consumer Electronics

Instrumentation

Automotive electronics

Φ3

x 10

3.579MHz ~ 4.000MHz

Φ3

x 9 /Φ3 x 8

4.000MHz~50MHz

ELECTRICAL SPECIFICATIONS

Hold Type

Frequency

Oscillator mode

Frequency Tolerance (at 25°C)

ESR

Frequency Stability

Storage Temperature Range

Operating Temperature Range

Shunt Capacitance (C0)

Driver Level (Typical)

Load Capacitance(C

)

Insulation Resistance

Aging @25°C

year (Max)

3.579MHz ~ 50MHz

See Table

±10ppm, ±20ppm, ±30ppm or specify

See Table

-40

°C

to + 85

°C

-10

°C

to + 60

°C

–

°C

to +70

°C

–

°C

to +85

°C

5.0pF Typ

10 ~ 100 µW Max

12PF, 16PF, 18PF, 20PF or Specify

500MΩ AT DC100V Min

±3ppm/year

REMARK:

SPECIFICATIONS SUBJECT TO CHANGE WITHOUT PRIOR NOTICE. PLEASE CONFIRM

WITH OUR SALES ENGINEER.

EQUIVALENT SERIES RESISTANCE(ESR) AND OSCILLATION MODE

Frequency

Range

3.579MHz~3.999MHz

4.000MHz~4.499MHz

4.500MHz~4.999MHz

5.000MHz~6.999MHz

E.S.R

(

Ω)

180Max

150Max

120Max

100Max

Mode

Fundamental/AT

Frequency Range

7.000MHz~9.999MHz

10.000MHz~11.999MHz

12.000MHz~29.999MHz

30.000MHz~50.000MHz

E.S.R

(

Ω)

80Max

60Max

40Max

80Max

Mode

Fundamental/AT

3rd Overtone /AT

DB Lectro Inc. 3755 Place Java, Suite 140, Brossard, Québec, J4Y 0E4, Canada - T: 1-450-444-1424 / F: 1-450-444-4714 / www.dblectro.com

Recommended Resources

Photoelectric coupling time control circuit

Startup circuit diagram using field effect transistor

ADC0816 and INTEL8031 form a 16-input 8-bit AD system

Using decimal counter and pulse distributor to form an infrared remote control interlock switch

555 dynamic display LED digital clock equipped with hourly language timekeeping circuit

Alarm circuit diagram

Why is it so difficult to enter the learning interface?: Every time a registration page pops up, but I have already completed the registration and just want to enter the learning page...; xinxin3219 Microcontroller MCU

Several MP3 schematics collected by my buddy: I have collected several MP3 schematics, including ALIM5661X (commonly known as Ali solution)/Actions ATJ2055/ATJ2091/ATJ2135/SUNLINE SPDA1000/Rising Micro 2608A. Friends who need it can take a look. ...; 西门 Test/Measurement

The transplanted u-boot used by hl340 to usb has garbled characters: The transplanted u-boot used by hl340 to usb has garbled characters, but there is no garbled characters when directly connected to the serial port. Does hl340 not support uboot? Please tell me clearly...; tmasd Embedded System

[Low Power Consumption] FPGA/CPLD Design Experience Sharing Materials (Transferred): This article shares some basic concepts in FPGA design (such as setup time, hold time, race conditions, triggers, latches) and some design methods (such as synchronization design, delay circuit design...; dream_byxiaoyu FPGA/CPLD

Inventory of the five major MEMS sensors in smart bracelets: Many people are familiar with smart bracelets. Although the functions of bracelets from different manufacturers vary, at their core, they all rely on various sensors. Understanding the sensors will he...; SKCHAO11 TI Technology Forum

How to configure (read and write) peripheral chips with SPI interface through FPGA?: This peripheral is an AD9516 clock chip, which can output different clocks through FPGA. Now I have only implemented the SPI interface based on FPGA, but how can I initiate read and write operations o...; eeleader-mcu FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components