EEWORLDEEWORLDEEWORLD

Part Number

Search

PHJ-8P4C-8-6G

Description
Telecom and Datacom Connector, 4 Contact(s), Male, Right Angle, Solder Terminal, Receptacle
CategoryThe connector    The connector   
File Size305KB,4 Pages
ManufacturerPower Dynamics, Inc.
Websitehttp://www.powerdynamics.com/
Download Datasheet Parametric View All

PHJ-8P4C-8-6G Overview

Telecom and Datacom Connector, 4 Contact(s), Male, Right Angle, Solder Terminal, Receptacle

PHJ-8P4C-8-6G Parametric

Parameter NameAttribute value
Objectid1153468143
Reach Compliance Codecompliant
ECCN codeEAR99
Board mount optionsCOMPLIANT BOARDLOCK
body width0.453 inch
subject depth0.713 inch
Body/casing typeRECEPTACLE
Connector typeTELECOM AND DATACOM CONNECTOR
Contact to complete cooperationAU ON NI
Contact point genderFEMALE
Contact materialPHOSPHOR BRONZE
contact modeRECTANGULAR
Contact resistance20 mΩ
Contact styleTELCOM, MODULAR
Dielectric withstand voltage1000VAC V
empty shellNO
maximum insertion force1.2232 N
Insulation resistance500000000 Ω
Insulator colorGRAY
insulator materialGLASS FILLED POLYBUTYLENE TEREPHTHALATE
Mixed contactsNO
Installation methodRIGHT ANGLE
Installation typeBOARD
Loaded row name1
PCB row number2
Number of ports8
PCB contact patternSTAGGERED
PCB contact row spacing2.54 mm
Plating thickness6u inch
Rated current (signal)1.5 A
GuidelineCSA, UL
reliabilityCOMMERCIAL
Terminal length0.129 inch
Terminal pitch2.54 mm
Termination typeSOLDER
Total number of contacts4
UL Flammability Code94V-0
Evacuation force-minimum value75.616 N
CC2530 Download Board/Base
The project requires that the program cannot be downloaded on the product board, so it must be downloaded before welding. Therefore, I am looking for a CC2530/pin40 base. I would like to ask for advic...
DILIDILI RF/Wirelessly
About btfss and btfsc instructions
As shown in the figure, why the program can only display one number and not two numbers alternately....
windirection Microchip MCU
The clock clk is generated by the input a and b AND gate. How to program it as the clock signal of the D flip-flop in VHDL?
The clock clk is generated by the AND gate of input quantities a and b. How to program it as the clock signal of the D flip-flop in VHDL? It seems that clk cannot be defined as a variable or signal ty...
wuweiliang FPGA/CPLD
Rail pressure sensor
Have you ever made this product? Please share your experience....
zhaochong110 Sensor
0805 package size / 0402 package size / 0603 package size / 1206 package size
Package size and power relationship:   0201 1/20W   0402 1/16W   0603 1/10W   0805 1/8W   1206 1/4W Package size and package correspondence0402=1.0mmx0.5mm   0603=1.6mmx0.8mm   0805=2.0mmx1.2mm   1206...
笑溜溜 PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1969  2405  2123  550  2642  40  49  43  12  54 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号