EEWORLDEEWORLDEEWORLD

Part Number

Search

SIT3522AE-1C2301SZ725.000000

Description
XO, Clock,
CategoryPassive components    oscillator   
File Size3MB,48 Pages
ManufacturerSiTime
Environmental Compliance
Download Datasheet Parametric View All

SIT3522AE-1C2301SZ725.000000 Overview

XO, Clock,

SIT3522AE-1C2301SZ725.000000 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid145207200175
Reach Compliance Codeunknown
Country Of OriginMalaysia, Taiwan, Thailand
YTEOL6.79
Other featuresENABLE/DISABLE FUNCTION; DIFFERENTIAL OUTPUT; BULK
maximum descent time0.29 ns
Frequency Adjustment - MechanicalNO
frequency stability25%
JESD-609 codee4
Installation featuresSURFACE MOUNT
Number of terminals10
Nominal operating frequency725 MHz
Maximum operating temperature105 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
Output load50 OHM
physical size5.0mm x 3.2mm x 0.9mm
longest rise time0.29 ns
Maximum supply voltage3.3 V
Minimum supply voltage2.7 V
Nominal supply voltage3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Palladium/Gold (Ni/Pd/Au)
SiT3522
Description
PRELIMINARY
340 to 725 MHz Elite Platform™ I
2
C/SPI Programmable Oscillator
Features
The
SiT3522
is an ultra-low jitter, user programmable
oscillator which offers the system designer great flexibility
and functionality.
The device supports two in-system programming options
after powering up at a default, factory programmed startup
frequency:
Any-frequency mode where the clock output can be re-
programmed to any frequency between 340 MHz and
725 MHz in 1 Hz steps
Digitally controlled oscillator (DCO) mode where the
clock output can be steered or pulled by up to
±3200
ppm with 5 to 94 ppt (parts per trillion) resolution.
A user specifies the device’s default start-up frequency in
the ordering code. User programming of the device is
2
2
achieved via I C or SPI. Up to 16 I C addresses can be
specified by the user either as a factory programmable
option or via hardware pins, enabling the device to share
2
2
the I C with other I C devices.
The SiT3522 utilizes SiTime’s unique DualMEMS™
temperature sensing and TurboCompensation™ technology
to deliver exceptional dynamic performance
Programmable frequencies (factory or via I C/SPI)
from 340.000001 MHz to 725 MHz
2
Digital frequency pulling (DCO) via I C/SPI
Output frequency pulling with perfect pull linearity
13 programmable pull range options to
±3200
ppm
Frequency pull resolution as low as 5 ppt (0.005 ppb)
0.21 ps typical integrated phase jitter (12 kHz to 20 MHz)
Integrated LDO for on-chip power supply noise filtering
0.02 ps/mV PSNR
-40°C to 105°C operating temperature
LVPECL, LVDS, or HCSL outputs
Programmable LVPECL, LVDS Swing
LVDS Common Mode Voltage Control
RoHS and REACH compliant, Pb-free, Halogen-free
and Antimony-free
2
Applications
Resistant to airflow and thermal shock
Resistant to shock and vibration
Superior power supply noise rejection
Combined with wide frequency range and user
programmability, this device is ideal for telecom, networking
and industrial applications that require a variety of
frequencies and operate in noisy environment.
Ethernet: 1/10/40/100/400 Gbps
G.fast and xDSL
Optical Transport: SONET/SDH, OTN
Clock and data recovery
Processor over-clocking
Low jitter clock generation
Server, storage, datacenter
Test and measurement
Broadcasting
Block Diagram
Package Pinout
(10-Lead QFN, 5.0 x 3.2 mm)
O
IS
M
A/ K
SD C L
S
10
9
OE / NC
OE / NC
GND
1
2
3
4
5
8
7
6
VDD
OUT-
OUT+
A1 A0
/N /N
C/ C/
M SS
O
SI
Figure 1. SiT3522 Block Diagram
Figure 2. Pin Assignments (Top view)
(Refer to
Table 14
for Pin Descriptions)
Rev 0.91
April 25, 2020
www.sitime.com
TI chip design automotive USB battery charging (car charger) reference design data
An automotive USB battery charging reference design,,,, [color=#525252][font=Arial, sans-serif][size=12px]The size of this USB battery charging reference design has been optimized to fit in an automot...
qwqwqw2088 Analogue and Mixed Signal
Three questions before the New Year: three serial ports support, LCD, KITL
[size=14px]One: [color=#0000FF]YL2440BSP three serial ports support problem [/color]. YL has made three serial ports support. I have also searched a lot of information on this online. Serial port 2 ca...
queen Embedded System
Communications Network Test and Measurement Handbook.PDF
The first post I wrote before going home for the winter vacation. Book title: Communications Network Test and Measurement Handbook Source: Downloaded from Digital Engineering Library @ McGraw-Hill Cop...
wangjiafu1985 Test/Measurement
[FPGA Design Skills Questions] Delay Problem
Background: A register-controlled delay logic is written in the RTL code to adjust the input clk, using 9 SMIC18 DLY units connected in series. DC synthesis is set to don't touch. Question: According ...
eeleader FPGA/CPLD
I have the electronic file of "Windows CE Practical Development Technology", who wants it?
————————————————————————————————I have the electronic version of this book! I spent a lot of effort to ask a younger brother to crack it from the school library. It is no longer sold online. There is ...
gaoshideng Embedded System
LRC
[b][color=#5e7384]This content is originally created by EEWORLD forum user [size=3]hewende87[/size]. If you want to reprint or use it for commercial purposes, you must obtain the author's consent and ...
hewende87 DIY/Open Source Hardware

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2255  107  1117  1243  204  46  3  23  26  5 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号