EEWORLDEEWORLDEEWORLD

Part Number

Search

PX-721-EDW-SABA-693M482991

Description
LVDS Output Clock Oscillator, 693.482991MHz Nom
CategoryPassive components    oscillator   
File Size2MB,9 Pages
ManufacturerVectron International, Inc.
Websitehttp://www.vectron.com/
Environmental Compliance
Download Datasheet Parametric View All

PX-721-EDW-SABA-693M482991 Overview

LVDS Output Clock Oscillator, 693.482991MHz Nom

PX-721-EDW-SABA-693M482991 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid2060473275
Reach Compliance Codecompliant
Other featuresENABLE/DISABLE FUNCTION; TR, 7 INCH
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability100%
JESD-609 codee4
Installation featuresSURFACE MOUNT
Nominal operating frequency693.482991 MHz
Maximum operating temperature70 °C
Minimum operating temperature-10 °C
Oscillator typeLVDS
physical size7.0mm x 5.0mm x 1.62mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceGold (Au) - with Nickel (Ni) barrier
Single Frequency HPLL XO
PX-721
PX-721
Features
Description
Applications
The PX-721 is a crystal oscillator, XO, based upon Vectron’s HPLL high performance phase locked loop frequency multiplier ASIC, that combines
key digital synthesis techniques with VI’s proven core analog technology blocks. A standard low frequency crystal provides the reference to
the fractional-n synthesizer so that virtually any frequency between 10MHz and 1200 MHz can be factory programmed allowing quick turn
manufacturing.
Features
• Industry Standard Package, 5.0 x 7.0 x 1.8 mm
• HPLL High Performance PLL ASIC
• Typical Jitter 500 fs-rms (12 kHz to 20 MHz)
• Output Frequencies from 10 MHz to 1200 MHz
• Spurious Suppression, 70 dBc Typical
• 2.5V or 3.3V Supply Voltage
• LVCMOS, LVPECL or LVDS Output Configurations
• Output Enable
• Compliant to EC RoHS Directive
Applications
PLL circuits for clock smoothing and frequency translation
Description
Standard
• 1-2-4 Gigabit Fibre Channel
• 10 Gigabit Fibre Channel
• 10GbE LAN / WAN
• Synchronous Ethernet
• OC-192
• SONET / SDH
INCITS 352-2002
INCITS 364-2003
IEEE 802.3ae
ITU-T G.8262
ITU-T G.709
GR-253-CORE Issue4
Block Diagram
V
DD
COutput
Output
XTAL
LVCMOS
LVPECL
LVDS
HPLL
OE or NC
OE or NC
Gnd
Figure 1 - Block Diagram
Page 1 of 9
Vectron International • 267 Lowell Road, Hudson, NH 03051 • Tel: 1-88-VECTRON-1 • http://www.vectron.com
Rev8: Feb 2014
I think the following code is correct, but no square wave is generated?
include msp430g2231.hunsigned int flag = 0;void main(){WDTCTL = WDTPW +WDTHOLD;//STOP WDT // FLL_CTL0 |= XCAP14PF; //match the load capacitance of 14PFP1SEL = ~BIT5;P1DIR |= BIT5;TACTL = TASSEL1 + TAC...
benni Microcontroller MCU
Please tell me about this PMOS tube circuit
[backcolor=rgb(222, 240, 251)]How does this PMOS tube circuit achieve bidirectional conduction? Please tell me the principle[/backcolor]...
stm32f103vct6 Analog electronics
my country urgently needs to establish and improve the testing technology standard system
【Source: General Administration of Quality Supervision, Inspection and Quarantine of the People's Republic of China】【Author: admin】【Time: 2006-7-12 8:41:36】【Clicks: 15】On July 5, the National Symposiu...
fighting Analog electronics
CCBN2010 Day 1: Trying out TD-CMMB mobile phones
At the beginning of this year, the Premier of the State Council convened an executive meeting of the State Council and decided to accelerate the integration of the telecommunications network, radio an...
天天谈芯 Embedded System
TI's analog signal chain product guide is also available on TI's official website.
[i=s] This post was last edited by dontium on 2015-1-23 11:32 [/i] TI's Analog Signal Link Product Guide is also available on the TI website...
Brad_sun Analogue and Mixed Signal
Question: What should I do if such an error occurs during behavior simulation?
During behavior simulation, after double-clicking "generate expected simulation results", a warning appears: HDLParsers:3215 - Unit work/ee is now defined in a different file: was E:/study/verilog HDL...
wlh9851985 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1429  729  1718  548  1840  29  15  35  12  38 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号