EEWORLDEEWORLDEEWORLD

Part Number

Search

FP20116121982CJEXW

Description
Array/Network Resistor, Series, Thin Film, 19800ohm, 0.2% +/-Tol, -100,100ppm/Cel, 4427,
CategoryPassive components    The resistor   
File Size202KB,3 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Environmental Compliance
Download Datasheet Parametric View All

FP20116121982CJEXW Overview

Array/Network Resistor, Series, Thin Film, 19800ohm, 0.2% +/-Tol, -100,100ppm/Cel, 4427,

FP20116121982CJEXW Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid973310232
Reach Compliance Codecompliant
Country Of OriginUSA
ECCN codeEAR99
YTEOL7
structureFlatpack
Network TypeSeries
Number of terminals16
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package height2.03 mm
Package length11.18 mm
Package formSMT
Package width6.73 mm
method of packingWaffle Pack
resistance19800 Ω
Resistor typeARRAY/NETWORK RESISTOR
seriesFP201
size code4427
technologyTHIN FILM
Temperature Coefficient100 ppm/°C
Tolerance0.2%
FP 200, 201, 202
Vishay Thin Film
SURFACE MOUNT
NETWORKS
Hermetic Flat-Pak Resistor Networks
FEATURES
Lead (Pb)-free available
Military/Aerospace
Hermetically sealed
Product may not
be
to scale
Pb-free
Available
RoHS*
COMPLIANT
Vishay Thin Film offers a broad line of precision resistor
networks in hermetic Flat-Packs for surface mount
requirements in military, space or other harsh environmental
applications. These networks provide the long-term stability
necessary to insure continuous specification and
performance over the 20 to 30 year life required for space
applications. The fabrication of these devices is performed
under tight procedural and environmental controls to insure
conformance to all 883C Level H or K requirements. Custom
configurations, values and tolerance combinations are
available with fast turnaround.
PRODUCT CAPABILITIES
Material
Resistance Range
Absolute Resistance Tolerance
Resistance Ratio Tolerance
Absolute TCR
Ratio TCR
Absolute Resistor Stability
Ratio Resistor Stability
Package Power Dissipation
Operating Temperature Range
Passivated nichrome
10
Ω
to 1 MΩ total
1 % to 0.05 %
0.1 % to 0.01 %
± 10, 25, 50 ppm/°C
± 5 ppm/°C standard
1000 ppm/2000 h at 70 °C
300 ppm/2000 h at 70 °C
800 mW/70 °C
- 55 °C to + 125 °C
STANDARD CONFIGURATIONS
FP200
Number of Resistors
Number of Leads
1
7, 8
14, 16
Isolated
500
Ω
- 100 kΩ
FP201
Type Connection
Values Available
Number of Resistors
Number of Leads
Type Connection
1
12, 14
14, 16
Series
500
Ω
- 100 kΩ
FP202
Values Available
Number of Resistors
Number of Leads
Type Connection
Values Available
1
13, 15
14, 16
Common
500
Ω
- 100 kΩ
* Pb containing terminations are not RoHS compliant, exemptions may apply
Document Number: 61073
Revision: 05-Mar-08
For technical questions, contact: thin-film@vishay.com
www.vishay.com
45
How to develop IC? ? Experts who have developed IC cards
I want to develop an application related to IC cards. The ultimate goal is to be able to read and modify the data on the IC card through a PC. And I can make a program based on my application to compl...
joe88 Embedded System
DSP book, clear concepts + Adaptive Filter
Very good DSP book...
DSP16 DSP and ARM Processors
Please help IAR compiler warning Warning[Pe014
IAR compiler warning Warning[Pe014]: extra text after expected end of preprocessing directive#ifndef INIT_SYS.H /*This is the warning line*/#define INIT_SYS.H Copy code...
james2451 stm32/stm8
Interference of three-phase motor on circuit
:victory: Make a driver for the LCD screen. When the motor is not turned on, the display is normal and the icon flashes. Whenever the motor is started, the LCD display behaves like one with Alzheimer'...
simonprince Analog electronics
Warmly celebrate the publication of forum member coyoo's new book "FPGA Design Practice Exercise". Follow the thread to discuss and you will have a chance to win the new book!
[size=3][font=微软雅黑]Warmly celebrate the publication of forum member coyoo’s new book “FPGA Design Practice Exercises”[/font]{:1_124:}[font=微软雅黑], a special post for the book club! Previous posts: [/fo...
EEWORLD社区 FPGA/CPLD
JTAG debug mode exception handling
Appears during JTAG online debugging JLink Error: Can not read register XX (XXX) while CPU is running. Other debugging mode exceptions can also refer to the following analysis.Common problems: 1. In o...
fish001 Microcontroller MCU

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1311  1719  2597  174  878  27  35  53  4  18 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号