EEWORLDEEWORLDEEWORLD

Part Number

Search

P1206E2182DB

Description
RESISTOR, THIN FILM, 0.33 W, 0.5 %, 25 ppm, 21800 ohm, SURFACE MOUNT, 1206, CHIP
CategoryPassive components    The resistor   
File Size121KB,9 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Download Datasheet Parametric View All

P1206E2182DB Overview

RESISTOR, THIN FILM, 0.33 W, 0.5 %, 25 ppm, 21800 ohm, SURFACE MOUNT, 1206, CHIP

P1206E2182DB Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
Objectid2095718159
package instructionSMT, 1206
Reach Compliance Codecompliant
Country Of OriginFrance
ECCN codeEAR99
YTEOL5.59
Other featuresHIGH PRECISION, STANDARD: MIL-PRF-55342G
structureChip
JESD-609 codee0
Manufacturer's serial numberP
Installation featuresSURFACE MOUNT
Number of terminals2
Maximum operating temperature155 °C
Minimum operating temperature-55 °C
Package height0.5 mm
Package length3.06 mm
Package shapeRECTANGULAR PACKAGE
Package formSMT
Package width1.6 mm
method of packingWAFFLE PACK
Rated power dissipation(P)0.33 W
Rated temperature70 °C
GuidelineMIL-PRF-55342G
resistance21800 Ω
Resistor typeFIXED RESISTOR
seriesP1206
size code1206
surface mountYES
technologyTHIN FILM
Temperature Coefficient25 ppm/°C
Terminal surfaceTin/Lead (Sn/Pb) - with Nickel (Ni) barrier
Terminal shapeWRAPAROUND
Tolerance0.5%
Operating Voltage200 V
P
www.vishay.com
Vishay Sfernice
High Precision Wraparound - Wide Ohmic Value Range
Thin Film Chip Resistors
FEATURES
• Load life stability at ± 70 °C for 2000 h:
0.1 % under Pn/0.05 % under Pd
• Low temperature coefficient down to
5 ppm/°C
(- 55 °C; + 155 °C)
• Very low noise < - 35 dB and voltage coefficient
< 0.01 ppm/V
• Wide resistance range: 10
to 76 M
depending on size
• Tolerances to
± 0.01 %
For low noise and precision applications, superior stability,
low temperature coefficient of resistance, and low voltage
coefficient, Vishay Sfernice’s proven precision thin film
wraparound
resistors
exceed
requirements
of
MIL-PRF-55342G characteristics Y ± 10 ppm/°C (- 55 °C;
+ 155 °C) down to ± 5 ppm/°C (- 55 °C; + 155 °C).
• In lot tracking
5 ppm/°C
• Termination: Thin film technology
• Gold plated or pre-tinned terminations over nickel barrier
• Short circuits (jumpers) r < 50 mR, I < 2 A, see PZR
datasheet (www.vishay.com/doc?53053)
• SMD wraparound terminations
• Withstand moisture resistance test of AEC-Q200
• Compliant to RoHS Directive 2002/95/EC
Notes
*
Pb containing terminations are not RoHS compliant, exemptions
may apply
**
Please see document “Vishay Material Category Policy”:
www.vishay.com/doc?99902
DIMENSIONS
in millimeters (inches)
A
D
D
C
B
E
E
A
CASE SIZE
MAX. TOL.
+ 0.152 (+ 0.006)
MIN. TOL.
- 0.152 (- 0.006)
NOMINAL
0302
0402
0505
0603
0705/0805
1005
1206
1505
2010
0.75 (0.029)
1.00 (0.039)
1.27 (0.005)
1.52 (0.060)
1.91 (0.075)
2.54 (0.100)
3.06 (0.120)
3.81 (0.150)
5.08 (0.200)
B
MAX. TOL.
+ 0.127 (+ 0.005)
MIN. TOL.
- 0.127 (- 0.005)
NOMINAL
0.60 (0.024)
0.60 (0.024)
1.27 (0.050)
0.85 (0.033)
1.27 (0.050)
1.27 (0.050)
1.60 (0.063)
1.32 (0.052)
2.54 (0.100)
0.40 (0.016)
0.48 (0.019)
0.5 (0.02)
± 0.127 (0.005)
0.38 (0.015)
0.13 (0.005)
C
NOMINAL
0.15 (0.006)
0.25 (0.010)
D/E
TOLERANCE
0.08 (0.003)
0.1 (0.004)
Note
• Case size 2512 under development. Please consult Vishay Sfernice.
Revision: 08-Sep-11
1
For technical questions, contact:
sfer@vishay.com
Document Number: 53017
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT
www.vishay.com/doc?91000
"Hello, Amplifier" is simple and profound
As a technician, to make progress, in addition to personal factors, it is crucial to meet a good teacher and read a good book carefully. I remember someone once summarized the characteristics of a goo...
gaon ADI Reference Circuit
ADC front-end design step 2
The second step is to determine the input impedance of the ADC (Figure 1). The AD9246 device is an unbuffered or switched capacitor ADC, so the input impedance is time-varying and changes with the fre...
ZYXWVU Analogue and Mixed Signal
PCI&LVDS Product Development Platform (PCI&LVDS)
PCI&LVDS Product Development Platform (PCI&LVDS) [Product Positioning] Development of high-speed data acquisition card based on PCI; Development of high-speed data acquisition processing card based on...
zgcdz51 FPGA/CPLD
[Hua Diao Experience] 16 Use Beetle ESP32 C3 to control 8X32-bit WS2812 hard screen
[i=s]This post was last edited by eagler8 on 2022-7-9 04:56[/i]The hardware used in the experiment and the software platform used Arduino IDE (see "【Hua Diao Experience】15 Try to build the Arduino dev...
eagler8 DIY/Open Source Hardware
It’s hard to believe that this pair of high-speed signals changed the vias so many times!!!
Author: Huang Gang, a member of Yibo Technology Expressway MediaPCB engineer: "There are no more layers to go. These pairs of 10G signals need to change layers several times and make four vias before ...
yvonneGan PCB Design
Prediction: The integration of storage technology and surveillance is an inevitable trend
Cloud storage can realize full storage virtualization, greatly simplify the application process, save customers' construction costs, and provide stronger storage and sharing functions. The development...
xyh_521 Industrial Control Electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2119  2026  2615  2283  1562  43  41  53  46  32 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号