Features ................................................................................................................................................................ 6
Data Path Logic............................................................................................................................................ 8
Initialization State Machine .......................................................................................................................... 8
Signal Descriptions ............................................................................................................................................... 8
Using the Local User Interface.............................................................................................................................. 9
Initialization and Auto-Refresh Control....................................................................................................... 10
Command and Address ............................................................................................................................. 11
Data Write .................................................................................................................................................. 12
Data Read .................................................................................................................................................. 13
Read/Write with Auto Precharge................................................................................................................ 13
Type Tab ............................................................................................................................................................. 20
Bank Size ................................................................................................................................................... 22
User Slot Size ............................................................................................................................................ 22
EMR Prog During Init ................................................................................................................................. 22
Auto Refresh Burst Count .......................................................................................................................... 22
External Auto Refresh Port ........................................................................................................................ 22
Info Tab ............................................................................................................................................................... 24
Chapter 4. IP Core Generation............................................................................................................. 25
Licensing the IP Core.......................................................................................................................................... 25
Getting Started .................................................................................................................................................... 25
IPexpress-Created Files and Top Level Directory Structure............................................................................... 27
or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
Simulation Files for Core Evaluation ................................................................................................................... 30
Testbench Top ........................................................................................................................................... 30
Obfuscated Core Simulation Model ........................................................................................................... 30
Memory Model ........................................................................................................................................... 31
Memory Model Parameter.......................................................................................................................... 31
Enabling Hardware Evaluation in Diamond................................................................................................ 31
Enabling Hardware Evaluation in ispLEVER.............................................................................................. 31
Updating/Regenerating the IP Core .................................................................................................................... 31
Regenerating an IP Core in Diamond ........................................................................................................ 31
Regenerating an IP Core in ispLEVER ...................................................................................................... 32
I/O Types for DDR...................................................................................................................................... 34
Telephone Support Hotline ........................................................................................................................ 41
E-mail Support ........................................................................................................................................... 41
Local Support ............................................................................................................................................. 41
Internet ....................................................................................................................................................... 41
.Revision History ................................................................................................................................................. 42
IPUG93_01.1, February 2012
3
DDR & DDR2 for MachXO2 PLD Family User’s Guide
Table of Contents
Appendix A. Resource Utilization ....................................................................................................... 43
Ordering Part Number................................................................................................................................ 43
IPUG93_01.1, February 2012
4
DDR & DDR2 for MachXO2 PLD Family User’s Guide
Chapter 1:
Introduction
The Double Data Rate (DDR) Synchronous Dynamic Random Access Memory (SDRAM) Controller is a general-
purpose memory controller that interfaces with industry standard DDR/DDR2 memory devices/modules and pro-
vides a generic command interface to user applications. This core reduces the efforts required to integrate the
DDR/DDR2 memory controller with the remainder of the application and minimizes the need to deal with the
DDR/DDR2 memory interface. This core utilizes dedicated DDR input and output registers in the Lattice devices to
meet the requirements for high-speed double data rate transfers. The timing parameters for a memory device or
module can be set through the signals that are input to the core as a part of the configuration interface. This capa-
bility enables effortless switching among different memory devices by updating the timing parameters to suit the
application without generating a new core configuration.
Throughout this user’s guide, the term ‘DDR’ is used to represent the first-generation DDR memory. Since this doc-
ument covers both the Lattice DDR and DDR2 memory controller IP cores, use of the term ‘DDR’ indicates both
DDR and DDR2.
Quick Facts
Table 1-1
gives quick facts about the DDR IP core for MachXO2™ devices.
When doing online program upgrade of TMS320F28021, I embedded the communication protocol in the application program to enter SCI_Boot, and after judging that the data type of the data stream is 08AA, ...
always@(posedge clk or negedge rst)if(!rst)cont1else if (cont1==16)cont1elsecont1The clock reset signal is normal. After power-on, the counter immediately changes to 16. There is no intermediate count...
I installed ccs2.0 before, but after uninstalling it, the following error message popped up: Setup has encountered an infinite loop error in the script. It seems that the registry was deleted during u...
Nios II is a configurable 16-/32-bit RISC processor. Combined with a rich set of peripheral-specific instructions and hardware acceleration units, it provides a highly flexible and powerful SOPC sy...[Details]
"Have you set your calendar reminder?"
On August 24, Nvidia Robotics' official account posted a photo of a black gift box on a social media platform, with an attached greeting card sig...[Details]
The mass production process of the new generation of cockpit platform has started, and the smart cockpit market has entered a new bonus cycle of technology iteration and platform upgrade.
...[Details]
Is pure electric vehicles a false proposition for long-distance driving? At least from my personal perspective, based on current technological and infrastructure standards, I believe so. Below, I'l...[Details]
Topics: Bring Your Own Device (BYOD) trends; the impact of using employees' own mobile devices to control access to work facilities and equipment on information security; and ways to securely imple...[Details]
Amidst the wave of intelligent automotive transformation, advanced driver assistance is gradually emerging from cutting-edge technology into the mainstream, becoming a new frontier of industry comp...[Details]
introduction
Sonar imaging is of great significance in marine resource development and defense. Its long range, intuitive display of the observed area, and target identification make it widely...[Details]
In June 2014, the Ministry of Industry and Information Technology issued 4G FD-LTE licenses to China Unicom and China Telecom. Together with the 4G TD-LTE licenses issued to China Mobile, China Uni...[Details]
introduction
The concept of the smart home is gradually developing and gaining market acceptance. We believe its ultimate form lies in the interconnection of all home appliances through open i...[Details]
Laird Thermal Systems has introduced the HiTemp ET series Peltier cooler modules, which can operate at high temperatures and provide on-site cooling for sensitive electronic devices.
Dig...[Details]
One of the most core components of electric vehicles is the motor. The power supply provides electrical energy to the motor, which converts this electrical energy into mechanical energy, which in t...[Details]
Charging is a familiar process for new energy vehicles, and as a source of battery energy, charging piles are crucial. New energy vehicle charging can be divided into fast charging and slow chargin...[Details]
During daily operation of an R-type power transformer, the voltage used varies as the equipment being used adjusts. This raises the question: can the transformer change voltage at this point? The a...[Details]
According to foreign media reports, Ford Motor has applied to the U.S. Patent and Social Security Office (USPTO) for a patent for a door anti-collision system that may be used in future Ford vehicl...[Details]
China, August 21, 2025 – STMicroelectronics (NYSE: STM), a world-leading semiconductor company serving a wide range of electronics applications, has published its IFRS 2025 semi-annual financial re...[Details]
Microcontroller MCU
京公网安备 11010802033920号
EEWORLD
