PSN1720A
9939 Via Pasar • San Diego, CA 92126
TEL (858) 621-2700 FAX (858) 621-2722
PHASE LOCKED LOOP
Rev A1
PHASE NOISE (1 Hz BW, typical)
0
-40
-80
FEATURES
• Frequency Range: 1690 - 1760 MHz
• Step Size:
50 KHz
• PLL - Style Package
APPLICATIONS
• Telecommunications
• Satellite
• Telemetry
PERFORMANCE SPECIFICATIONS
Frequency Range
-120
-160
-200
100 Hz
1 kHz
VALUE
1690
-
1760
-104
-15
-70
3.5±2.5
50
50
1000
4
6
-40 to 85
PLL
5
33
10 kHz
UNITS
MHz
dBc/Hz
dBc
dBc
dBm
100 kHz
Phase Noise @ 10 kHz offset (1 Hz BW, typ.)
Harmonic Suppression (2nd, typ.)
Sideband Spurs (typ.)
Power Output
Load Impedance
Step Size
Charge Pump Output Current
Switching Speed (typ., adjacent channel)
Startup Lock Time (typ.)
Operating Temperature Range
Package Style
Ω
KHz
µΑ
mSec
mSec
°C
POWER SUPPLY REQUIREMENTS
Supply Voltage (Vcc, nom.)
Supply Current (Icc, typ.)
Vdc
mA
All specifications are typical unless otherwise noted and subject to change without notice.
APPLICATION NOTES
•
AN-107
•
AN-200
•
AN-201
: How to Solder Z-COMM VCOs / PLLs
: Mounting and Grounding of Z-COMM PLLs
: PLL Fundamentals
AN-202 : PLL Functional Description
NOTES:
Reference Oscillator Signal: 5 MHz<
f
o s c
<40 MHz
Frequency Synthesizer: National Semiconductor - LMX2326
© Z-Communications, Inc.
Page 1
All rights reserved
京公网安备 11010802033920号
EEWORLD
