Frequency Generator and Integrated Buffers for Intel Pentium
and Pentium Pro
TM
µ
P's
General Description
The
ICS9169-01
generates all clocks required for high speed
RISC or CISC microprocessor systems such as 486, Pentium/
Pentium Pro™, PowerPC™, etc. Four different reference
frequency multiplying factors are externally selectable with
smooth frequency transitions. These multiplying factors can
be customized for specific applications. A test mode is provided
to drive all clocks directly.
High drive BCLK outputs typically provide greater than 1V/
ns slew rate into 30pF loads. PCLK outputs typically provide
better than 1V/ns slew rate into 20pF loads while maintaining
50±5% duty cycle. The REF clock outputs typically provide
better than 0.5V/ns slew rates.
Features
•
Generates four processor, six bus, three 14.318 MHz
and one 48 MHz clock for ISA bus, audio, super I/O
and bus bridge devices
Supports the Intel MARS chip set
Synchronous clocks skew matched to 250ps window on
PCLKs and 500ps window on BCLKs
Test clock mode eases system design
Selectable multiplying ratios
Custom configurations available
Output frequency ranges to 100 MHz (depending on
option)
3.0V - 5.5 V supply range
28-pin SOIC and 28-pin SSOP (209-mil) packages
•
•
•
•
•
•
•
•
Applications
•
Ideal for high-speed RISC or CISC systems such as 486,
Pentium, Pentium Pro, PowerPC, etc.
Block Diagram
PLL
CLOCK
GEN
48 MHz
X2
X1
XTAL OSC
REF(0:2)
OEN
FS0
FS1
PLL
CLOCK
GEN
SYNC
REG
PCLK(0:3)
BCLK(0:5)
Pentium is a trademark of Intel Corporation
PowerPC is a trademark of Motorola Corporation
9169-01RevE 08/28/98
ICS reserves the right to make changes in the device data identified in this publication
without further notice. ICS advises its customers to obtain the latest version of all
device data to verify that any information being relied upon by the customer is current
and accurate.
ICS9169-01
Pin Configuration
Functionality
FS1
0
0
1
1
FS0
0
1
0
1
*VCO
230/33x X1
212/23x X1
176/21x X1
Test mode
X1, REF
(MHz)
14.31818
14.31818
14.31818
TCLK
PCLK(0:3)
(MHz)
50 (49.7)
66 (66.5)
60 (59.9)
TCLK/2
*VCO range is limited from 60 - 200 MHz
PCLK(0:3)
VCO/2
TCLK/2
BCLK(0:5)
PCLK/2
TCLK/4
48 MHz
48 MHz
TCLK/2
28 Pin SOIC
28 Pin SSOP
Pin Descriptions
PIN NUMBER
2
3
4, 11, 23
17
1, 8, 26
14, 20
6, 7, 9, 10
13, 12
15, 16, 18
19, 21, 22
5
24
28, 27, 25
PIN NAME
X1
X2
GND
GND
VDD
VDD
PCLK(0:3)
FS(0:1)
BCLK(0:5)
OEN
48MHz
REF(0:2)
TYPE
IN
OUT
PWR
PWR
PWR
PWR
OUT
IN
OUT
IN
OUT
OUT
DESCRIPTION
XTAL or external reference frequency input. This input includes XTAL load
capacitance and feedback bias for a 12.16 MHz crystal, nominally 14.31818
XTAL output which includes XTAL load capacitance.
Ground for logic, PCLK and fixed frequency output buffers.
Ground for BCLK output buffers.
Power for logic, PCLK and fixed frequency output buffers.
Power for BCLK output buffers.
Processor clock outputs which are a multiple of the input reference frequency
as shown in the table above.
Frequency multiplier select pins. See table above. These inputs have internal
pull-up devices.
Bus clock outputs are fixed at 1/2 the PCLK frequency.
OEN tristates all outputs when low. This input has an internal pull-up device.
Fixed 48 MHz clock (with 14.318 MHz input).
REF is a buffered copy of the crystal oscillator or reference input clock,
nominally 14.31818 MHz.
Note 1:
BCLK buffers cannot be supplied with 5 volts (pins 14 and 20) if CPU and fixed frequencies (pins 1, 8, and 26) are being
supplied with 3.3 volts
2
ICS9169-01
Absolute Maximum Ratings
Supply Voltage.................................................................................................................................................................. 7.0 V
Logic Inputs ............................................................................................................................ GND - 0.5 V to VDD + 0.5 V
.
Ambient Operating Temperature ........................................................................................................................... 0 to +70 C
Storage Temperature ......................................................................................................................................... -65 to +150 C
Stresses above those listed under
Absolute Maximum Ratings
may cause permanent damage to the device. These ratings are stess
specifications only and functional operation of the device at these or any other conditions above those listed in the operational
sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect
product reliability.
Stress
stess
opera
perio
Electrical Characteristics at 3.3 V
V
DD
= 3.0 - 3.7 V, T
A
= 0 - 70
o
C unless otherwise stated
DC Characteristics
PARAMETER
Input Low Voltage
Input High Voltage
Input Low Current
Input High Current
Output Low Current
1
Output High Current
1
Output Low Current
1
Output High Current
1
Output Low Voltage
1
Output High Voltage
1
Output Low Voltage
1
Output High Voltage
1
Supply Current
SYMBOL
V
IL
V
IH
I
IL
I
IH
I
OL
I
OH
I
OL
I
OH
V
OL
V
OH
V
OL
V
OH
I
DD
TEST CONDITIONS
MIN
-
0.7V
DD
TYP
-
-
-10.5
-
47.0
-66.0
38.0
-47.0
0.3
2.8
0.3
2.8
55
MAX
0.2V
DD
-
-
5.0
-
-42.0
-
-30.0
0.4
-
0.4
-
110
UNITS
V
V
µ
A
µ
A
V
IN
= 0 V
V
IN
= V
DD
V
OL
= 0.8 V;
for PCLKs & BCLKs
V
OL
= 2.0 V; for
PCLKs & BCLKs
V
OL
=0.8V; for fixed CLKs
V
OL
=2.0V; for fixed CLKs
I
OL
= 15 mA; for PCLKs & BCLKs
I
OH
= -30 mA;
for PCLKs & BCLKs
I
OL
=12.5mA; for fixed CLKs
I
OH
= -20mA;
for fixed CLKs
@ 66.5 MHz; all outputs unloaded
-28.0
-5.0
30.0
-
25.0
-
-
2.4
-
2.4
-
mA
mA
mA
mA
V
V
V
V
mA
Note 1:
Parameter is guaranteed by design and characterization. Not 100% tested in production.
3
ICS9169-01
Electrical Characteristics at 3.3 V
V
DD
= 3.0 - 3.7 V, T
A
= 0 - 70
o
C unless otherwise stated
AC Characteristics
PARAMETER
Rise Time
1
Fall Time
1
Rise Time
1
Fall Time
1
Duty Cycle
1
Jitter, One Sigma
1
Jitter, Absolute
1
Jitter, One Sigma
1
Jitter, Absolute
1
Input Frequency
1
Logic Input
Capacitance
1
Crystal Oscillator
Capacitance
1
Power-on Time
1
SYMBOL
T
r1
T
f1
T
r2
T
f2
D
t
T
j1s1
T
jab1
T
j1s2
T
jab2
F
j
C
IN
C
INX
t
on
t
s
T
sk1
T
sk2
T
sk3
TEST CONDITIONS
20pF load, 0.8 to 2.0V
PCLK & BCLK
20pF load, 2.0 to 0.8V
PCLK & BCLK
20pF load, 20% to 80%
PCLK & BCLK
20pF load, 80% to 20%
PCLK & BCLK
20pF load
@ V
OUT
= 1.4 V
PCLK & BCLK Clocks;
Load=20pF,
F
OUT
>25 MHz
PCLK & BCLK Clocks;
Load=20pF,
F
OUT
>25 MHz
Fixed CLK; Load=20pF
Fixed CLK; Load=20pF
MIN
-
-
-
-
45
-
-250
-
-5
12.0
TYP
0.9
0.8
1.5
1.4
50
50
-
1
2
14.318
5
18
2.5
2.0
150
300
2.6
MAX
1.5
1.4
2.5
2.4
55
150
250
3
5
16.0
-
-
4.5
4.0
250
500
5
UNITS
ns
ns
ns
ns
%
ps
ps
%
%
MHz
pF
pF
ms
ms
ps
ps
ns
Logic input pins
X1, X2 pins
From V
DD
=1.6V to 1st
crossing of 66.5 MHz V
DD
supply ramp < 40 ms
From 1st crossing of
acquisition to < 1% settling
PCLK to PCLK;
Load=20pF; @1.4V
BCLK to BCLK;
Load=20pF; @1.4V
PCLK to BCLK;
Load=20pF; @1.4V
-
-
-
-
1
-
-
Frequency Settling
Time
1
Clock Skew
Window
1
Clock Skew
Window
1
Clock Skew
Window
1
Note 1:
Parameter is guaranteed by design and characterization. Not 100% tested in production.
4
ICS9169-01
Electrical Characteristics at 5.0 V
V
DD
= 4.5 - 5.5 V, T
A
= 0 - 70
o
C unless otherwise stated
DC Characteristics
PARAMETER
Input Low Voltage
Input High Voltage
Input Low Current
Input High Current
Output Low Current
1
Output High Current
1
Output Low Current
1
Output High Current
1
Output Low Voltage
1
Output High Voltage
1
Output Low Voltage
1
Output High Voltage
1
Supply Current
1
SYMBOL
V
IL
V
IH
I
IL
I
IH
I
OL
I
OH
I
OL
I
OH
V
OL
V
OH
V
OL
V
OH
I
DD
TEST CONDITIONS
MIN
-
2.4
TYP
-
-
-15
-
62.0
-152
50.0
-110.0
0.25
4.0
0.2
4.7
80.0
MAX
0.8
-
-
5.0
-
-90.0
-
-65.0
0.4
-
0.4
-
160.0
UNITS
V
V
µ
A
µ
A
V
IN
= 0 V
V
IN
= V
DD
V
OL
= 0.8 V;
for PCLKs & BCLKs
V
OL
= 2.0 V;
for PCLKs & BCLKs
V
OL
= 0.8V; for fixed CLKs
V
OL
=2.0V; for fixed CLKs
I
OL
= 20 mA;
for PCLKs & BCLKs
I
OH
= -70 mA;
for PCLKs & BCLKs
I
OL
= 15mA; for fixed CLKs
I
OH
=-50mA; for fixed CLKs
@ 66.5 MHz; all outputs unloaded
-45
-5.0
36.0
-
30.0
-
-
2.4
-
2.4
-
mA
mA
mA
mA
V
V
V
V
mA
Note 1:
Parameter is guaranteed by design and characterization. Not 100% tested in production.
The previous article introduced the algorithm part, posture recognition and cadence calculation . This article introduces the design process of the Bluetooth communication program.
For the Bluetooth c...
sipoweronsemi and Avnet IoT Innovation Design Competition
There are two waveforms, one is wider PWM1, and the other is narrower PWM2. The requirement is that when PWM1 is at a high level, PWM2 has output, and when PWM1 is at a low level, PWM2 has no output. ...
There are several products that need to be developed using STM32. You are required to know Windows drivers and be familiar with STM32 products. If you are interested, please send an email to: [email]y...
I would like to ask, if the development board is powered by the computer's USB port, what voltage can it provide? Because I want to set up a power circuit for the USB port and want the computer to pow...
Microcontrollers (MCUs), which are widely used in automotive electronics, are rapidly facing time and cost pressures. The main advantage of using MCUs has always been to create high-level system in...[Details]
With the continuous improvement of the requirements of intelligent building security systems and the continuous improvement of people's safety awareness, indoor anti-theft has gradually attracted peop...[Details]
In the previous series, we have listed some basic knowledge of C language in Tables 1 to 3. We hope that beginners can strengthen their memory of the above tables and gradually learn to use them wh...[Details]
LED technology has made rapid progress, and improvements in chip design and materials have promoted the development of brighter and more durable light sources, and the scope of light source applica...[Details]
0 Introduction
In the design and construction of communication systems,
communication power supply
is called the heart of the communication system. The power supply system will dire...[Details]
TMC428 is a stepper motor motion controller from TRINAMIC. It can reduce the workload of motor control software design and development costs. The 3-axis stepper motor drive control system based on ...[Details]
With the rapid development of information technology represented by computers, semi-physical simulation technology plays an important role in many military and civilian fields such as aerospace and co...[Details]
1. Introduction
Due to the good programmability and superior performance of FPGA, the number of embedded systems using FPGA chips in LCD splicing screens is increasing rapidly, especially in t...[Details]
3. Driving circuit design
The power driver uses a field effect tube, which is a field-controlled device with a capacitance effect between the gate and source, so it has high requirements for t...[Details]
O Introduction
Virtual instrument is a new type of instrument developed with
the development of
computer
technology, electronic measurement technology and communication technology. ...[Details]
We often step over automatic doors in our daily lives. For the most part, we only notice them when they are not working. Swiss automatic door manufacturer Kaba Gilgen, together with the process con...[Details]
The physical interference of dc/dc switching power converters is well known unless the system and circuit diagram are carefully designed. These converters can inject unwanted charge into the electr...[Details]
Abstract A two-dimensional sound source directional system is designed using the ADSP BF533 DSP processor. The system is based on the time difference of arrival of sound waves and uses a phase matc...[Details]
Abstract: This paper introduces the design of a new linear array CCD drive circuit based on single chip microcomputer. The system uses C8051F020 single chip microcomputer as the lower computer to c...[Details]
Tags: display technology, touch technology
Display technology is a face-saving project. It restricts the development of mobile phones, computers and other terminal devices in terms of appe...[Details]
Embedded System
京公网安备 11010802033920号
EEWORLD
