XC6115A126 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > XC6115A126

Preview

XC6115A126: DescriptionCMOS Voltage Detector; File Size519KB，26 Pages; Manufacturer

Download Datasheet View All

XC6115A126 Overview

CMOS Voltage Detector

Preview

Download Datasheet

View All

Preliminary

◆CMOS

Voltage Detector

◆Manual

Reset Input

◆Watchdog

Functions

◆Built-in

Delay Circuit

◆Detect

Voltage Range: 1.6~5.0V, ± 2%

◆Reset

Function is Selectable

DFL

(Low When Detected)

DFH

(High When Detected)

■APPLICATIONS

●Microprocessor

reset circuits

●Memory

battery backup circuits

●System

power-on reset circuits

●Power

failure detection

■GENERAL

DESCRIPTION

■FEATURES

Detect Voltage Range

Hysteresis Range

: 1.6V ~ 5.0V, +2%

(100mV increments)

: V

x 5%, TYP.

(XC6101~XC6107)

x 0.1%, TYP.

(XC6111~XC6117)

: 1.0V ~ 6.0V

The XC6101~XC6107, XC6111~XC6117 series are

groups of high-precision, low current consumption voltage

detectors with manual reset input function and watchdog

functions incorporating CMOS process technology. The

series consist of a reference voltage source, delay circuit,

comparator, and output driver.

With the built-in delay circuit, the XC6101 ~ XC6107,

XC6111 ~ XC6117 series’ ICs do not require any external

components to output signals with release delay time.

Moreover, with the manual reset function, reset can be

asserted at any time. The ICs produce two types of

output; V

DFL

(low when detected) and V

DFH

(high when

detected).

With the XC6101 ~ XC6105, XC6111 ~ XC6115 series’

ICs, the WD pin can be left open if the watchdog function

is not used.

Whenever the watchdog pin is opened, the internal

counter clears before the watchdog timeout occurs.

Since the manual reset pin is internally pulled up to the V

pin voltage level, the ICs can be used with the manual

reset pin left unconnected if the pin is unused.

The detect voltages are internally fixed 1.6V ~ 5.0V in

increments of 100mV, using laser trimming technology.

Six watchdog timeout period settings are available in a

range from 6.25msec to 1.6sec.

Seven release delay time 1 are available in a range from

3.13msec to 1.6sec.

Operating Voltage Range

Detect Voltage Temperature

Characteristics

: +100ppm/

C (TYP.)

Output Configuration

: N-channel open drain,

CMOS

Watchdog Pin

: Watchdog input

If watchdog input maintains

‘H’ or ‘L’ within the watchdog

timeout period, a reset signal

is output to the RESET

output pin

Manual Reset Pin

: When driven ‘H’ to ‘L’ level

signal, the MRB pin voltage

asserts forced reset on the

output pin.

Release Delay Time

: 1.6sec, 400msec, 200msec,

100msec, 50msec, 25msec,

3.13msec (TYP.) can be

selectable.

Watchdog Timeout Period

: 1.6sec, 400msec, 200msec,

100msec, 50msec,

6.25msec (TYP.) can be

selectable.

■TYPICAL

APPLICATION CIRCUIT

■TYPICAL

PERFORMANCE

CHARACTERISTICS

●Supply

Current vs. Input Voltage

XC61X1~XC61X5 (2.7V)

Supply Current:

ISS (µA)

Input Voltage:

VIN (V)

Ta=-40

℃

Ta=25

℃

Ta=85

℃

* Not necessary with CMOS output products.

* ‘x’ represents both ‘0’ and ‘1’. (ex. XC61x1⇒XC6101 and XC6111)

XC6101_07_XC6111_17 ETR0207_009

1/26

Recommended Resources

555 motor △-Y converter circuit

simple electronic hypnosis device

Computer motherboard circuit diagram 440GX_34

Computer motherboard circuit diagram 810 1_28

Problems encountered in using the STM32F107 board based on uc/os-iii: I am currently using the uC/Eval-STM32 development board to learn uc/os-iii. The biggest problem now is how to use the USB OTG port to download programs to the development board. I hope a kind-hearted...; CPU菜鸟 Real-time operating system RTOS

Decryption Module Datasheet - Efficiency: Reprinted from: deyisupport [align=left][color=#000]In Part 1 of this two-part blog series, I discussed how it is critical to understand the full story about power module integration and solution size...; okhxyyo Analogue and Mixed Signal

Design and Implementation of Direct Digital Frequency Synthesizer Based on FPGA: Overview Direct Digital Frequency Synthesis (DDFS, generally referred to as DDS) is a new frequency synthesis technology that directly synthesizes the required waveform based on the concept of phase. ...; songbo DSP and ARM Processors

Where can I download the RF5 framework package for DSP?: I have never used RF5. The documentation says it is a development framework, but I can't find any relevant information on TI. I searched the web page rf_v3_30_00_03_Setup.exe [align=left][url=https://...; herome1987 DSP and ARM Processors

Loading USB driver under VIVI and u-boot: The official VIVI does not support USB downloads, and the manufacturer's VIVI does not provide the original code, so you can modify it yourself! If you want to know the specific content, please see th...; daicheng Embedded System

I want to learn more, but I don’t quite understand the basic operations, so I want to learn about it first and then move on to targeted learning.: I want to learn more, but I don't understand the basic operations, so I want to learn first and then go into targeted learning. I hope the management can open the door....; 草鞋变变变 Download Centre

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components