EEWORLDEEWORLDEEWORLD

Part Number

Search

XC6121F350MR-G

Description
Voltage Detector with Watchdog Function and ON/OFF Control (VDF=1.6V~5.0V)
File Size472KB,24 Pages
Manufacturer
Download Datasheet View All

XC6121F350MR-G Overview

Voltage Detector with Watchdog Function and ON/OFF Control (VDF=1.6V~5.0V)

XC6121/XC6122
XC6123/XC6124
Series
■GENERAL
DESCRIPTION
ETR0209-010a
Voltage Detector with Watchdog Function and ON/OFF Control (V
DF
=1.6V~5.0V)
The XC6121/XC6122/XC6123/XC6124 series are groups of high-precision, low current consumption voltage detectors with
watchdog functions incorporating CMOS process technology. The series consist of a reference voltage source, delay circuit,
comparator, and output driver. With the built-in delay circuit, the XC6121/XC6122/XC6123/XC6124 series’ ICs do not require
any external components to output signals with release delay time. The output type is V
DFL
low when detected. With the
XC6121/XC6122/XC6123/XC6124 series’ ICs, the EN/ENB pin can control ON and OFF of the watchdog functions. By setting
the EN/ENB pin to low or high level, the watchdog function can be OFF while the voltage detector remains operation. Since
the EN/ENB pin of the XC6122 and XC6124 series is internally pulled up to the V
IN
pin or pulled down to the V
SS
pin, the ICs
can be used with the EN/ENB pin left open, when the watchdog functions is used. The detect voltages are internally fixed
1.6V ~ 5.0V in increments of 0.1V, using laser trimming technology. Six watchdog timeout period settings are available in a
range from 50ms to 1.6s. Five release delay time settings are available in a range from 3.13ms to 400ms.
■APPLICATIONS
●Microprocessor
watchdog monitoring
and reset circuits
●Memory
battery backup circuits
●System
power-on reset circuits
●Power
failure detection
■FEATURES
Detect Voltage Range
Hysteresis Width
Operating Voltage Range
Detect Voltage Temperature
Characteristics
: +100ppm/
O
C (TYP.)
Output Configuration
: N-channel open drain
Watchdog Pin
: Watchdog input
If watchdog input maintains ‘H’
or ‘L’ within the watchdog
timeout period, a reset signal is
output from the RESETB pin.
EN/ENB Pin
: When the EN/ENB pin voltage is
set to low or high level, the
watchdog function is forced off.
Release Delay Time
: 400ms, 200ms, 100ms, 50ms,
3.13ms (TYP.)
Watchdog Timeout Period
: 1.6s, 800ms, 400ms, 200ms,
100ms, 50ms (TYP.)
: SOT-25, USP-6C
Package
Environmentally Friendly
: EU RoHS Compliant, Pb Free
: 1.6V ~ 5.0V, +2%
(0.1V increments)
: V
DFL
x 5% (TYP.)
: 1.0V ~ 6.0V
■TYPICAL
APPLICATION CIRCUIT
■TYPICAL
PERFORMANCE
CHARACTERISTICS
●Supply
Current vs. Input Voltage
XC6121½XC6124(V
DF
=2.7V)
14.0
Ta=85℃
(μA)
Supply Current: I
SS
12.0
10.0
8.0
6.0
4.0
2.0
0
0
1
2
3
4
Input Voltage: V
IN
(V)
5
6
Ta=25℃
Ta=-40℃
1/23

Recommended Resources

To prevent software cracking on PDA, the test results are as follows
unsigned char* GetStroageID(LPCTSTR szDisk) { //HANDLE hDisk = CreateFile(_T("DSK1:"), GENERIC_READ, FILE_SHARE_READ ? FILE_SHARE_WRITE, NULL, OPEN_EXISTING, 0, NULL); HANDLE hDisk = CreateFile(szDisk...
pcbrf Embedded System
Discussion on the 2010 Heilongjiang Province Electronics Competition
[i=s] This post was last edited by paulhyde on 2014-9-15 08:55 [/i] The 2010 Heilongjiang Province Electronics Competition is about to begin. I hope to create a place for everyone to discuss~~...
paopaoxiaoxin Electronics Design Contest
A single chip microcomputer controls multiple LEDs, urgent...
A single-chip microcomputer is used to control four channels of LEDs, each channel has 102 LEDs (three LEDs and a 120 resistor are connected in series as a group, and the groups are connected in paral...
f123 Embedded System
How to add devices that are not in Multisim11.0?
I want to add TL494 to simulate it, but I can't find it in the library. Can any expert help me? I'd be grateful. Please be as detailed as possible. Thank you! !...
TopMars Analog electronics
Is NI's Labview easy to use for FPGA development?
[b]The following paragraph is excerpted from NI, which always seems to be very impressive… It also feels like false advertising… :Sad: [/b][b] [/b][b] [/b][b]FPGA Design Tools[/b][align=left][color=rg...
574433742 FPGA/CPLD
USB Implementation Solution Based on DSP and Special Interface Chip
[b]Introduction[/b] Data detected by various [url=http://article.ednchina.com/word/158801.aspx]measuring instruments[/url] often need to be transferred to a PC for data processing and archiving, so as...
clj2004000 Energy Infrastructure?

Popular Articles

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2780  2485  344  2475  718  56  51  7  50  15 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号