The DAC8043 is a 12-bit current output multiplying
digital-to-analog converter (DAC) that is packaged in a
space-saving, surface-mount 8-pin SOIC. Its 3-wire se-
rial interface saves additional circuit board space which
results in low power dissipation. When used with micro-
processors having a serial port, the DAC8043 minimizes
the digital noise feedthrough from its input to output.
The serial port can be used as a dedicated analog bus and
kept inactive while the DAC8043 is in use. Serial inter-
facing reduces the complexity of opto or transformer
isolation applications.
The DAC8043 contains a 12-bit serial-in, parallel-out
shift register, a 12-bit DAC register, a 12-bit CMOS
DAC, and control logic. Serial input (SRI) data is clocked
into the input register on the rising edge of the clock
(CLK) pulse. When the new data word had been clocked
in, it is loaded into the DAC register by taking the LD
input low. Data in the DAC register is converted to an
output current by the D/A converter.
The DAC8043 operates from a single +5V power supply
which makes the DAC8043 an ideal low power, small
size, high performance solution for several applications.
R
FB
1
12-Bit
D/A
Converter
2
3
R
FB
I
OUT
V
REF
12
5
LD
12-Bit
DAC Register
8
12
4
12-Bit Input
Shift Register
V
DD
GND
7
CLK
6
SRI
International Airport Industrial Park • Mailing Address: PO Box 11400, Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd., Tucson, AZ 85706 • Tel: (520) 746-1111 • Twx: 910-952-1111
= Full Temperature Range specified under Absolute Maximum Ratings, unless otherwise noted.
DAC8043U
PARAMETER
STATIC PERFORMANCE
Resolution
Nonlinearity
(1)
Differential Nonlinearity
(2)
Gain Error
(3)
Gain Tempco
(5)
Power Supply Rejection Ratio
Output Leakage Current
(4)
Zero Scale Error
(7, 12)
Input Resistance
(8)
AC PERFORMANCE
Output Current Settling Time
(5, 6)
Digital-to-Analog Glitch
Energy
(5, 10)
SYMBOL
N
INL
DNL
FSE
TC
FSE
PSRR
I
LKG
I
ZSE
R
IN
t
S
CONDITIONS
MIN
12
±1
±1
±2
±2
±5
±0.002
±5
±100
0.03
0.60
15
TYP
MAX
MIN
12
±1/2
±1/2
±1
±2
±5
±0.002
±5
±25
0.03
0.15
15
DAC8043UC
TYP
MAX
UNITS
Bits
LSB
LSB
LSB
LSB
ppm/°C
%/%
nA
nA
LSB
LSB
kΩ
µs
nVs
T
A
= +25°C
T
A
= Full Temp Range
∆V
DD
=
±5%
T
A
= +25°C
T
A
= Full Temp Range
T
A
= +25°C
T
A
= Full Temp Range
7
±0.0006
±0.0006
11
7
11
T
A
= +25°C
V
REF
= 0V
Q
I
OUT
= Load = 100Ω
C
EXT
= 13pF
DAC Register Loaded Alternately with all 0s and all 1s
Feedthrough Error
(5, 11)
FT
V
REF
= 20Vp-p at f = 10kHz
(V
REF
to I
OUT
)
Digital Input = 0000 0000 0000
T
A
= +25°C
Total Harmonic Distortion
(5)
THD
V
REF
= 6V
RMS
at 1kHz
DAC Register Loaded with all 1s
Output Noise Voltage Density
(5, 13)
e
N
10Hz to 100kHz
Between R
FB
and I
OUT
V
IH
V
IL
I
IL
C
IN
C
OUT
2.4
V
IN
= 0V to +5V
V
IN
= 0V
Digital Inputs = V
IH
Digital Inputs = V
IL
T
A
T
A
T
A
T
A
T
A
=
=
=
=
=
Full
Full
Full
Full
Full
Temperature
Temperature
Temperature
Temperature
Temperature
Range
Range
Range
Range
Range
40
80
90
120
120
0
4.75
Digital Inputs = V
IH
or V
IL
Digital Inputs = 0V or V
DD
0.25
2
1
20
0.25
2
1
20
0.7
1
0.7
1
mVp-p
–85
17
–85
17
dB
nV/√Hz
DIGITAL INPUTS
Digital Input High
Digital Input Low
Input Leakage Current
(9)
Input Capacitance
(5, 11)
ANALOG OUTPUTS
Output Capacitance
(5)
TIMING CHARACTERISTICS
(5, 14)
Data Setup Time
Data Hold Time
Clock Pulse Width High
Clock Pulse Width Low
Load Pulse Width
LSB Clock into Input Register
to Load DAC Register Time
POWER SUPPLY
Supply Voltage
Supply Current
2.4
0.8
±1
8
110
80
40
80
90
120
120
0
5
5.25
500
100
4.75
5
5.25
500
100
0.8
±1
8
110
80
V
V
µA
pF
pF
pF
ns
ns
ns
ns
ns
ns
V
µA
µA
t
DS
t
DH
t
CH
t
CL
t
LD
t
ASB
V
DD
I
DD
T
A
= Full Temperature Range
NOTES: (1)
±1/2
LSB =
±0.012%
of Full Scale. (2) All grades are monotonic to 12-bits over temperature. (3) Using internal feedback resistor. (4) Applies to I
OUT
; All
digital inputs = 0V. (5) Guaranteed by design and not tested. (6) I
OUT
Load = 100Ω, C
EXT
= 13pF, digital input = 0V to V
DD
or V
DD
to 0V. Extrapolated to 1/2 LSB:
t
S
= propagation delay (t
PD
) + 9τ where
τ
= measured time constant of the final RC decay. (7) V
REF
= +10V, all digital inputs = 0V. (8) Absolute temperature coefficient
is less than
±50ppm/°C.
(9) Digital inputs are CMOS gates: I
IN
is typically 1nA at +25°C. (10) V
REF
= 0V, all digital inputs = 0V to V
DD
or V
DD
to 0V. (11) All digital
inputs = 0V. (12) Calculated from worst case R
REF
: I
ZSE
(in LSBs) = (R
REF
X I
LKG
X 4096)/V
REF
. (13) Calculations from en =
√4K
TRB where: K = Boltzmann constant,
J/°K, R = resistance,
Ω.
T = Resistor temperature,
°K,
B = bandwidth, Hz. (14) Tested at V
IN
= 0V or V
DD
.
The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes
no responsibility for the use of this information, and all use of such information shall be entirely at the user’s own risk. Prices and specifications are subject to change
without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant
any BURR-BROWN product for use in life support devices and/or systems.
®
DAC8043
2
WAFER TEST LIMITS
At V
DD
= +5V; V
REF
= +10V; I
OUT
= GND = 0V; T
A
= +25°C.
DAC8043
UNITS
PARAMETER
STATIC ACCURACY
Resolution
Integral Nonlinearity
Differential Nonlinearity
Gain Error
Power Supply Rejection Ratio
Output Leakage Current (I
OUT
)
REFERENCE INPUT
Input Resistance
DIGITAL INPUTS
Digital Input HIGH
Digital Input LOW
Input Leakage Current
POWER SUPPLY
Supply Current
SYMBOL
CONDITIONS
LIMIT
N
INL
DNL
G
FSE
PSRR
I
LKG
R
IN
V
IH
V
IL
I
IL
I
DD
Using Internal Feedback Resistor
∆V
DD
=
±5%
Digital Inputs = V
IL
12
±1
±1
±2
±0.002
±5
7/15
Bits min
LSB max
LSB max
LSB max
%/% max
nA max
kΩ min/max
V
IN
= 0V to V
DD
Digital Inputs = V
IH
or V
IL
Digital Inputs = 0V to V
DD
2.4
0.8
±1
500
100
V min
V max
µA
max
µA
max
µA
max
NOTE: Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not
guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualifications through sample lot assembly and testing.
ABSOLUTE MAXIMUM RATINGS
V
DD
to GND .................................................................................. 0V, +7V
V
REF
to GND ......................................................................................
±25V
V
RFB
to GND ......................................................................................
±25V
Digital Input Voltage Range ................................................. –0.3V to V
DD
Output Voltage (Pin 3) ......................................................... –0.3 V to V
DD
Operating Temperature Range
AD ........................................................................................ 0°C to +70°C
U, UC ............................................................................... –40°C to +85°C
Junction Temperature .................................................................... +150°C
Storage Temperature .................................................... –65°C to + 150°C
Lead Temperature (soldering, 10s) .............................................. +300° C
θ
JA ..........................................................................................................................
京公网安备 11010802033920号
EEWORLD
