EEWORLDEEWORLDEEWORLD

Part Number

Search

XC6204H182MR

Description
High Speed LDO Regulators Output ON-OFF Control
File Size2MB,50 Pages
Manufacturer
Download Datasheet View All

XC6204H182MR Overview

High Speed LDO Regulators Output ON-OFF Control

XC6204/XC6205
Series
High Speed LDO Regulators
Output ON-OFF Control
ETR0304_004
■GENERAL
DESCRIPTION
The XC6204/6205 series are highly precise, low noise, positive voltage LDO regulators manufactured using CMOS
processes. The series achieves high ripple rejection and low dropout and consists of a standard voltage source, an error
correction, current limiter and a phase compensation circuit plus a driver transistor.
Output voltage is selectable in 0.05V steps within a range of 0.9V ~ 6.0V.
The series is also compatible with low ESR ceramic capacitors which give added output stability. This stability can be
maintained even during load fluctuations due to the excellent transient response of the series.
The current limiter's foldback circuit also operates as a short protect for the output current limiter and the output pin.
The CE function enables the output to be turned off, resulting in greatly reduced power consumption.
■APPLICATIONS
●Mobile
phones
●Cordless
phones
●Cameras,
video recorders
●Portable
games
●Portable
AV equipment
●Reference
voltage
●Battery
powered equipment
■FEATURES
Maximum Output Current
: 150mA (300mA=XC6204 E to H TYP.)
Dropout Voltage
: 200mV @ 100mA
60mV @ 30mA
Operating Voltage
: 2V ~ 10V
Output Voltage Range
: 1.8V ~ 6.0V (XC6204) (0.05V increments)
0.9V ~ 1.75V (XC6205) (0.05V increments)
Highly Accurate
:
±2%
Low Power Consumption
: 70μA (TYP.)
Standby Current
: Less than 0.1μA (TYP.)
High Ripple Rejection
: 70dB (10kHz) (XC6204)
60dB (10kHz) (XC6205)
Operational Temperature Range
: -40℃ ~ 85℃
Low ESR Capacitor Compatible
: Ceramic capacitor
■TYPICAL
APPLICATION CIRCUIT
■TYPICAL
PERFORMANCE
CHARACTERISTICS
1/49
Design and implementation of an embedded FLASH file system
Design and implementation of an embedded FLASH file system...
吸铁石上 Embedded System
FPGA Design Basics - D Flip Flop
A D flip-flop with an enable terminal of E: The working principle is: When E=0: The control gate is blocked, and the flip-flop remains unchanged. Qn+1=Qn When E=1: The control gate is open, Qn+1=D (wh...
eeleader FPGA/CPLD
Huasheng Color Line Foot Positions
The file is too large to upload in parts...
刘小飞 Download Centre
Serial port 600 communication is normal, higher than 600 communication garbled
As the title: My board is at89s52 and the crystal is 11.0592 max232cpe communication mode 11-bit how to communicate normally under 9600, I am a beginner, thank you very much...
ahzhong2001 Embedded System
Programmer's tool, embedded artifact ---- Vim
https://nju-projectn.github.io/ics-pa-gitbook/ics2022/0.4.html http://www.study-area.org/tips/vim/index.html (First, post the link. If you like it, just collect it.) In the eyes of many people, embedd...
吾妻思萌 Programming Basics
Altium Designer09 Complete Tutorial
Altium Designer09 Complete Tutorial...
zhdming123 PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1260  2784  1482  678  910  26  57  30  14  19 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号