EEWORLDEEWORLDEEWORLD

Part Number

Search

PT7V4050TATGA17.920/25.000

Description
PLL/Frequency Synthesis Circuit,
CategoryAnalog mixed-signal IC    The signal circuit   
File Size156KB,7 Pages
ManufacturerPericom Semiconductor Corporation (Diodes Incorporated)
Websitehttps://www.diodes.com/
Download Datasheet Parametric View All

PT7V4050TATGA17.920/25.000 Overview

PLL/Frequency Synthesis Circuit,

PT7V4050TATGA17.920/25.000 Parametric

Parameter NameAttribute value
Objectid113588689
package instruction,
Reach Compliance Codeunknown
ECCN codeEAR99
Data Sheet
PT7V4050
PLL with quartz stabilized VCXO
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
Features
PLL with quartz stabilized VCXO
Loss of signals alarm
Return to nominal clock upon LOS
Input data rates from 8 kb/s to 65 Mb/s
Tri-state output
User defined PLL loop response
NRZ data compatible
Single +5.0V power supply
Description
The device is composed of a phase-lock loop with an
integrated VCXO for use in clock recovery, data re-
timing, frequency translation and clock smoothing
applications in telecom and datacom systems.
Crystal Frequencies Supported: 12.000~50.000 MHz.
Block Diagram
CLKIN
DATAIN
HIZ
Phase Detector &
Loss Of Signal
Circuit
RCLK
RDATA
LOS
PHO
VC
LOSIN
CLK1
VCXO
Divider
CLK2
OPN
Op
Amp
OPOUT
OPP
Ordering Information
PT7V4050
Device Type
16-pin clock recoverymodule
PackageLeads
T: Thru-Hole
G: Surface Mount
CLK2 Divider
A: Divide by 2 E: Divide by 32
B: Divide by 4 F: Divide by 64
C: Divide by 8 G: Divide by 128
D: Divide by 16 H: Divide by 256
K: Disable
T
B
C
G
A
49.408 / 12.352
CLK2 Frequency
CLK1 Frequency
A: 5.0V supply voltage
B: 3.3V supply voltage
C:
±
20ppm
F:
±
32ppm
G:
±
50ppm
H:
±
100ppm
Temperature Range
C: 0
°
C to 70
°
C
T: -40
°
C to 85
°
C
12.000
16.128
18.432
22.579
28.000
34.368
44.736
Frequencies using at CLK1 (MHz)
12.288
12.624
13.00
16.384
16.777
16.896
18.936
20.000
20.480
24.576
24.704
25.000
30.720
32.000
32.768
38.880
40.000
41.2416
47.457
49.152
49.408
19.440
35.328
16.000
17.920
22.1184
27.000
33.330
41.943
50.000
40.960
Note:
CLK1 up to 40.960MHz for both 5V and
3.3V for temperature -40oC to 85 oC; CLK1 up to
50MHz for both 5V and 3.3V for temperature 0oC to 70oC.
PT0125(02/06)
1
Ver:2
I want a program for a first-order inverted pendulum based on the 80c51 microcontroller. Thank you.
I just started to use the inverted pendulum and want to see how the program is written. Can someone share with me{:1_140:}...
苗子 51mcu
Basic questions for beginners
Hello everyone, I am a newbie who has just started to get in touch with DSP. I am using the DM642 experimental box from Hezhongda to make images. I looked at the examples it provided, and there is a s...
lcydhr DSP and ARM Processors
I used 430 to capture... But there was a problem when the rising edge was converted to the falling edge. Please help me solve it.
#define CM_0(0*0x4000u) /* Capture mode: 0 - disabled */ #define CM_1(1*0x4000u) /* Capture mode: 1 - pos. edge */ #define CM_2(2*0x4000u) /* Capture mode: 1 - neg. edge */ #define CM_3(3*0x4000u) /* ...
348210207 Microcontroller MCU
Regarding the relationship between BlueNRG-1 ADC sampling and battery power
Now when the power supply is a little bit above 3.3V, the sampled value of ADC1 is too low, the sampled value of ADC2 is too high, the sampled value of the temperature detection itself is erratic, and...
千本樱大白 ST - Low Power RF
Design and production of optically isolated square wave generator
[i=s]This post was last edited by paulhyde on 2014-9-15 09:19[/i] [color=black]The circuit[/color][/b][/u][color=black]of Figure 1 is a 100Hz square wave[/color][/b][/u][color=black]generator[/color][...
dtcxn Electronics Design Contest
【allegro】About the layout and wiring of multilayer boards
[align=left][font=宋体][size=11.5pt] [/size][/font][/align][align=left][font=宋体][size=11.5pt]Some people say that for multilayer boards, all signal lines should be routed on the inner layer. Is this tru...
人民币的幻想 PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1722  580  2028  1907  950  35  12  41  39  20 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号