EEWORLDEEWORLDEEWORLD

Part Number

Search

DWM-26-52-L-D-312

Description
Board Stacking Connector
CategoryThe connector    The connector   
File Size843KB,1 Pages
ManufacturerSAMTEC
Websitehttp://www.samtec.com/
Environmental Compliance  
Download Datasheet Parametric View All

DWM-26-52-L-D-312 Overview

Board Stacking Connector

DWM-26-52-L-D-312 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Objectid1271251307
Reach Compliance Codecompliant
Connector typeBOARD STACKING CONNECTOR
Contact to complete cooperationGOLD (10) OVER NICKEL (50)
Contact completed and terminatedMATTE TIN OVER NICKEL
Contact materialPHOSPHOR BRONZE
JESD-609 codee3
Manufacturer's serial numberDWM
F-212
HDWM–24–59–L–S–300–SM
HDWM–20–58–G–S–427
(1,27mm) .050"
DWM, HDWM SERIES
DWM–08–56–L–D–312-SM
DWM–06–54–G–D–360
MICRO BOARD STACKER
SPECIFICATIONS
Mates with:
SMS, SLM, RSM
Variable
stacker
height
Ideal for high density
“skyscraper”
board stacking
DWM
For complete specifications
see www.samtec.com?DWM
Insulator Material:
Top: Black LCP
Bottom: Natural
LCP
Terminal Material:
Phosphor Bronze
Plating:
Au or Sn over
50µ" (1,27µm) Ni
Current Rating:
1A
Operating Temp Range:
-55°C to + 105°C with Tin
-55°C to + 125°C with Gold
RoHS Compliant:
Yes
B o a rd
Stacking
SO CK ET
PR OF ILE
OV ER AL L PO ST
T/ H
PI N
(O AL )
OV ER AL L
SM T
PI N
(O AL )
BO AR D
SP AC E
ST AC KE R
HE IG HT
HDWM
TA IL
For complete specifications
see www.samtec.com?HDWM
Same as DWM except
not CSA rated.
Choice of
Surface
mount or
Through-hole
Processing:
Lead-Free Solderable:
Yes
SMT Lead Coplanarity:
(0,15mm) .006" max
TYPE
STRIP
NO. PINS
PER ROW
LEAD
STYLE
Specify
LEAD
STYLE
from
chart
PLATING
OPTION
ROW
OPTION
STACKER
HEIGHT
OTHER
OPTION
01
thru
50
DWM
–L
= 10µ" (0,25µm)
Gold contact,
Matte Tin
on tail
–S
= Single
Row
–“XXX”
= Stacker
Height
Example:
–250 =
(6,35mm)
.250"
– “XXX”
= Polarized
Position
(Specify position
of omitted pin)
–D
= Double
Row
LEAD
STYLE THROUGH-
HOLE
(11,43) .450
–01
(10,41) .410
–51
(10,80) .425
–52
(12,83) .505
–53
(14,10) .555
–54
(15,49) .610
–55
(15,88) .625
–56
(16,51) .650
–57
(17,91) .705
–58
(19,18) .755
–59
(20,96) .825
–60
–61
(26,67) 1.050
–G
= 10µ" (0,25µm)
Gold on post,
Gold flash
on tail
= Standard Board Spacer
OAL
SURFACE
MOUNT
(8,38) .330
(9,78) .385
(11,05) .435
(12,45) .490
(12,83) .505
(13,46) .530
(14,86) .585
(15,62) .615
HDWM
= High Temp Board Spacer
(1,27) .050 X
No. of Positions
01
50
= Surface Mount
(Requires HDWM.
02 thru 40
positions only.)
– SM
(2,48)
.098
(1,27) .050 TYP
02
100
(2,54)
.100
01
99
(4,98)
.196
= Alignment Pin
(Requires HDWM.
6 positions min
–D only.)
Metal or plastic at
Samtec discretion
(N/A with –LC)
–A
(0,46) .018 SQ
(0,00)
.000
MIN
(0,51)
.020
Note:
Other Gold plating
options available.
Contact Samtec.
Note:
These Series are
non-standard, non-returnable.
(0,51) .020 DIA
(2,54)
.100
(3,05)
.120
STACKER
HEIGHT
OAL
(5,08)
.200
MIN
(1,27)
.050
TYP
STACKER
HEIGHT
OAL
(6,35)
(1,27) .250
MIN
.050
= Locking Clip
(Requires HDWM.
(5 positions min.
–D only)
(N/A with –A)
(Manual placement
required)
– LC
= Pick & Place Pad
(Requires HDWM)
–P
WWW.SAMTEC.COM
[National Technology N32G457 Review] RT_Thread solves the problem that SPI NSS cannot be pulled low
Yesterday, I tested that SPI NSS could not be pulled low. Today, I debugged step by step and found the reason. The record is as follows: Originally, the records were based on serial numbers. */ /* 结构体...
lugl4313820 Domestic Chip Exchange
A Transformer Design on LTspice
This is a transformer flyback circuit that my teacher gave me. I want to know the function of each part of this circuit, and want to select the optimal inductance value on the transformer coil, as wel...
Decim Analog electronics
I accidentally got to know another administrator
[align=center]EEWORLD Xiang Nong [/align][align=left][size=4]Xiang Nong, deputy editor-in-chief of EEWORLD. He was called "one of the two journalists that China can talk to" by Intel Chairman Barrett;...
open82977352 Talking
Urgent help: CPLD has two pwm output pins and cannot detect signals.
module pwm_f2 (clk,rst,pwm1,pwm2,clk_div); input rst; input clk; output reg pwm1; output reg pwm2; output reg clk_div; reg[19:0]cnt; always@(posedge clk or negedge rst) if (!rst) cnt 0) && (dead_cnt<2...
824653578 FPGA/CPLD
APA600 core current abnormality
I chose the APA600 chip, but when the device is heated, the core power consumption goes up. I measured that the current is about 14mA higher, and it is normal when the temperature drops. If anyone has...
ZQ0313023 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2263  2243  2131  1381  276  46  43  28  6  2 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号