EEWORLDEEWORLDEEWORLD

Part Number

Search

B43501F2687M067

Description
aluminum electrolytic capacitors - snap In 680uf 200v snap IN
CategoryPassive components    capacitor   
File Size692KB,22 Pages
ManufacturerEPCOS (TDK)
Environmental Compliance
Download Datasheet Parametric View All

B43501F2687M067 Overview

aluminum electrolytic capacitors - snap In 680uf 200v snap IN

B43501F2687M067 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerEPCOS (TDK)
package instruction,
Reach Compliance Codecompli
ECCN codeEAR99
capacitance680 µF
Capacitor typeALUMINUM ELECTROLYTIC CAPACITOR
diameter25 mm
dielectric materialsALUMINUM (WET)
ESR240 mΩ
JESD-609 codee3
leakage current1.18052 mA
length35 mm
Manufacturer's serial numberB43501
Installation featuresTHROUGH HOLE MOUNT
negative tolerance20%
Number of terminals2
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package shapeCYLINDRICAL PACKAGE
Package formSnap-i
method of packingCARDBOARD
polarityPOLARIZED
positive tolerance20%
Rated (DC) voltage (URdc)200 V
GuidelineIEC60384-4
ripple current2360 mA
seriesB43501
surface mountNO
Terminal surfaceMatte Tin (Sn)
Terminal pitch10 mm
Terminal shapeSNAP-IN
Aluminum electrolytic capacitors
Snap-in capacitors
Series/Type:
Date:
B43501
December 2013
© EPCOS AG 2013. Reproduction, publication and dissemination of this publication, enclosures hereto and the
information contained therein without EPCOS' prior express consent is prohibited.
Comparison scheme competition + LED energy-saving lamp drive circuit design
[i=s]This post was last edited by mengyun2801 on 2014-6-24 23:21[/i] [size=5] In the past two years, low-power and high-efficiency products have become more and more popular. The simplest and most pop...
mengyun2801 Analogue and Mixed Signal
The top-level module calls the port signal of the bottom-level module, and an error occurs during simulation~~~
The design is a three-level module, the top-level module topcpu.v, the middle module cpu.v, and the bottom-level module adr.v. I called the port signal pc_addr of adr in topcpu.v, and an error occurre...
caoxiaoliangzdh FPGA/CPLD
Clock Transmission Technology White Paper.pdf
Here's another one. I can't remember what information netizens have already uploaded. Here's a random one....
白丁 FPGA/CPLD
MSP430 BIT problem?
if ((P1IN&BIT4) == BIT4)then what does BIT4 mean?...
w2008r Microcontroller MCU
51. What is the difference between avr and pi microcontrollers?
I see many people using different microcontrollers. What are the differences between them? Which one is better?...
beck_ck 51mcu

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 482  1932  157  154  1193  10  39  4  25  56 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号