EEWORLDEEWORLDEEWORLD

Part Number

Search

DFXOD2T-20.0M,50/100/-/I

Description
LVDS Output Clock Oscillator, 20MHz Nom,
CategoryPassive components    oscillator   
File Size448KB,3 Pages
ManufacturerSTATEK CORPORATION
Websitehttp://www.statek.com/
Download Datasheet Parametric View All

DFXOD2T-20.0M,50/100/-/I Overview

LVDS Output Clock Oscillator, 20MHz Nom,

DFXOD2T-20.0M,50/100/-/I Parametric

Parameter NameAttribute value
Objectid8247625050
Reach Compliance Codecompliant
Other featuresTRI-STATE; ENABLE/DISABLE FUNCTION; COMPLEMENTARY OUTPUT; TRAY; TR
maximum descent time1 ns
Frequency Adjustment - MechanicalNO
frequency stability100%
Installation featuresSURFACE MOUNT
Nominal operating frequency20 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
Output load100 OHM
physical size7.16mm x 5.16mm x 1.95mm
longest rise time1 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry60/40 %
DFXO
LVDS - LVPECL & CMOS Output
20 MHz to 300 MHz
Differential Output Crystal Oscillator
DESCRIPTION
5mm x 7mm
Statek’s 5 mm x 7 mm surface mount Differential Output
Crystal Oscillator is designed for applications requiring low jitter
and ultra high frequency differential outputs in a small footprint.
Offered at frequencies from 20 MHz to 300 MHz with operation
over a temperature range of (-40°C to +105°C). No external
decoupling capacitor required with internal capacitor.
FEATURES
Low Profile
DIMENSIONS
LVDS - LVPECL- CMOS outputs available
Low phase noise - Low phase jitter
Internal 0.01µF SMD decoupling capacitor
Low Allan deviation
High Frequency Fundamental Mode Crystal
Extended Industrial temperature range
APPLICATIONS
PACKAGE DIMENSIONS
Dimension
A
B
C
(SM1)
C
(SM3/SM5)
D
E
Military & Aerospace
Avionics
Communications
Networking
TERMINATIONS
Minimum
mm
6.86
4.85
1.55
1.65
1.19
1.07
Typical
mm
7.00
5.00
1.75
1.85
1.40
1.27
Maximum
mm
7.16
5.16
1.95
2.05
1.41
1.47
Designation
SM1
SM3
SM5
Termination
Gold Plated (Pb Free)
Solder Dipped
Solder Dipped (Pb Free
)
SUGGESTED LAND PATTERN
0.100
(2.54)
0.077
(1.96)
inches
(mm)
ENABLE/DISABLE OPTIONS (T/N)
Statek offers two enable/disable options: T and N. The T-version
has a Tri-State output and continues to oscillate internally when the
output is put into the high Z state. As a result, when re-enabled,
the oscillator does not have to restart and an output with a stable
frequency resumes almost immediately. The N-version does not
have PIN 2 connected internally and so has no enable/disable
capability. The following table describes the Enable/Disable option T.
ENABLE/DISABLE OPTION T FUNCTION TABLE
0.144
(3.65)
0.070
(1.80)
0.200
(5.08)
PIN CONNECTIONS
Enable (PIN 1 High*)
Output
Oscillator
Current
Frequency Output
Oscillates
Normal
Disable (PIN 1 Low)
High Z State
Oscillates
Lower than normal
*
When PIN 1 is allowed to float, it is held high by an internal pull-up resistor.
1.
2.
3.
4.
5.
6.
(T) Enable/Disable or not connected (N)
(NC) Not Connected
Ground
LVDS - LVPECL - CMOS
LVDS - LVPECL (complementary)
Supply Voltage (V
DD
)
10196 Rev C
STATEK CORPORATION 512 N. MAIN ST., ORANGE, CA 92868 714-639-7810 FAX: 714-997-1256
www.statek.com
2812 Search Warrant + 2812 Learning Courseware
The material is a courseware for learning DSP2812 activities. Lectures 1 and 2 are basic introductions and are not included. Lectures 3 to 9 basically cover all aspects of DSP design. The knowledge is...
lfengem Microcontroller MCU
AVR MCU online programming download line circuit diagram, PCB diagram and HEX file
AVR MCU online programming download line circuit diagram, PCB diagram and HEX file...
程序天使 Microchip MCU
Color palette creation error when switching LCD resolution, let's discuss it!
In order to support dynamic modification of resolution under MINI2440 development board, a 2-element array GPEModeEx m_ModeInfoEx[2] is generated in S3C2440DISP: S3C2440DISP() to save the resolution o...
liuqinghua0412 Embedded System
The role of reference voltage in AD conversion
The reference voltage is like this. If the reference voltage you choose is 5V and your AD is 12 bits, then when your input voltage is 5V, your MCU display should be 4095. If it is 0V input, the value ...
fish001 Analogue and Mixed Signal
What is GCK used for in XILINX's XC2C64A VQG44?
As the title says, how is the 43rd pin GCK0 in this CPLD used? From the name, it looks like a clock pin. Is it an external input or an external clock output?...
jplzl10000 FPGA/CPLD
SAMSUNG6410 freezes
[i=s]This post was last edited by jameswangsynnex on 2015-3-3 20:02[/i]I made a platform with 6410, and after a while, it crashed. I don't know why. My HOST USB doesn't have it, but it didn't connect ...
miccozhu Mobile and portable

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2389  1153  1121  2764  2429  49  24  23  56  54 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号