EEWORLDEEWORLDEEWORLD

Part Number

Search

5962-8766504TX

Description
Microprocessor, 16-Bit, 40MHz, CMOS, GULLWING, DIP-64
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size232KB,24 Pages
ManufacturerPyramid Semiconductor Corporation
Websitehttp://www.pyramidsemiconductor.com/
Download Datasheet Parametric View All

5962-8766504TX Overview

Microprocessor, 16-Bit, 40MHz, CMOS, GULLWING, DIP-64

5962-8766504TX Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
Parts packaging codeSOIC
package instructionSOP,
Contacts64
Reach Compliance Codecompli
ECCN code3A001.A.2.C
Address bus width16
bit size16
boundary scanNO
maximum clock frequency40 MHz
External data bus width16
FormatFLOATING POINT
Integrated cacheNO
JESD-30 codeR-XDSO-G64
length42.2402 mm
low power modeYES
Number of terminals64
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package body materialUNSPECIFIED
encapsulated codeSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Certification statusQualified
Filter levelMIL-STD-883 Class B
Maximum seat height4.191 mm
speed40 MHz
Maximum supply voltage5.5 V
Minimum supply voltage4.5 V
Nominal supply voltage5 V
surface mountYES
technologyCMOS
Temperature levelMILITARY
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width14.98 mm
uPs/uCs/peripheral integrated circuit typeMICROPROCESSOR
Base Number Matches1
PACE1750A
SINGLE CHIP, 15MHz to 40MHz,
CMOS 16-BIT PROCESSOR
FEATURES
Implements the MIL-STD-1750A Instruction Set
Architecture
Single Chip PACE Technology
TM
CMOS 16-Bit
Processor with 32 and 48-Bit Floating Point
Arithmetic
DAIS Instruction Mix Execution Performance
Including Floating Point Arithmetic
1.3 MIPS at 20 MHz
1.9 MIPS at 30 MHz
2.6 MIPS at 40 MHz
Integer DAIS Mix Performance
3.9 MIPS at 40 MHz
Conventional Integer Processing Mix
Performance
5.0 MIPS at 40 MHz
Instruction Execution at 40 MHz over the
Military Temperature Range
0.10 µsec Integer Add/Sub
0.57 µsec Integer Multiply
0.70 µsec Floating Point Add/Sub
1.07 µsec Floating Point Multiply
15, 20, 30, and 40 MHz Operation over the
Military Temperature Range
Extensive Error and Fault Management and
Interrupt Capability
24 User Accessible Registers
Single 5V ± 10% Power Supply
Power Dissipation over Military Temperature
Range
< 0.30 watts at 20 MHz
< 0.35 watts at 30 MHz
< 0.40 watts at 40 MHz
TTL Signal Level Compatible Inputs and
Outputs
Multiprocessor and Co-processor Capability
Built-In Function (BIF) for User Defined
Instructions
Two programmable Timers
Available in:
– 64-Pin DIP or Gull Wing (50 Mil Pin Centers)
– 68-Pin Pin Grid Array (PGA)
– 68-Lead Quad Pack (Leaded Chip Carrier)
GENERAL DESCRIPTION
The PACE1750A is a general purpose, single chip, 16-bit
CMOS microprocessor designed for high performance
floating point and integer arithmetic, with extensive real
time environment support. It offers a variety of data types,
including bits, bytes, 16-bit and 32-bit integers, and 32-bit
and 48-bit floating point numbers. It provides 13 addressing
modes, including direct, indirect, indexed, based, based
indexed and immediate long and short, and it can access
2 MWords of segmented memory space (64 KWords
segments).
The PACE1750A offers a well-rounded instruction set
with 130 instruction types, including a comprehensive
integer, floating point, integer-to-floating point and floating
point-to-integer set, a variety of stack manipulation
instructions, high level language support instructions
such as Compare Between Bounds and Loop Control
Instructions. It also offers some unique instructions such
as vectored l/O, supports executive and user modes, and
provides an escape mechanism which allows user-defined
instructions using a coprocessor.
The chip includes 16 general purpose registers, 8 other
user-accessible registers, and an array of real time
application support resources, such as 2 programmable
timers, a complete interrupt controller supporting 16
levels of prioritized internal and external interrupts, and a
faults and exceptions handler controlling internally and
externally generated faults.
The microprocessor achieves very high throughput of 2.6
MIPS for a standard real time integer/floating point
instruction mix at a 40 MHz clock. It executes integer Add
in 0.1 µs, integer Multiply in 0.575 µs, Floating Point Add
in 0.7 µs, and Floating Point Multiply in 1.075 µs, for
register operands at a 40 MHz clock speed.
The PACE1750A uses a single multiplexed 16-bit parallel
bus. Status signals are provided to determine whether
the processor is in the memory or I/O bus cycle, reading
and writing, and whether the bus cycle is for data or
instructions.
The basic bus cycle is 4 clocks long. The PACE1750A will
extend the cycle by insertion of wait states in the address
and data phases (in response to RDYA and RDYD
signals, repectively) and will hold the machine in HI-Z if
this CPU has not acquired the bus. A typical non-bus
cycle is three clocks long. However, variable length
cycles are used for such repetitive operations as multiply,
divide, scale and normalize, reducing significantly the
number of CPU CLOCKS per operation step and resulting
in very fast integer and floating point execution times.
Document #
MICRO-3
Rev. C
Revised October 2005
RTL buffer insertion and fault classification techniques to verify untested functions
At present, the design cycle of integrated circuits is required to be shorter, but the scale is larger and the structure is more complex. Improving the test coverage of chips has become one of the foc...
26979746 DSP and ARM Processors
If 8025 is frequently reset, will the clock be slow?
8025 requires communication to be completed within 0.95 seconds. If it is not completed, the 8025 bus time overflow reset, will it cause the 8025 clock to slow down? ? ? Can you analyze it?...
newnew0601 MCU
What is Python? What are its applications?
Python is a computer programming language, also known as a glue language, which can use libraries of languages such as c/c++/java in a mixed compilation mode. Thefive major Python application areas ar...
huaqingyuanjian Integrated technical exchanges
The library file TivaWare_C_Series-1.1 of TM4C123GXL launch development board does not support IntMasterEnable()
How can I add the function IntMasterEnable(); to the library file rom.h of M4???...
hwen729 Microcontroller MCU
There is a problem with the external AD circuit acquisition
The external AD uses the ADS805 chip, and the circuit diagram is attached. The current problem is that the input terminal is connected to a 1k resistor and then to the analog ground. The data collecte...
young20123 Analog electronics
Load capacitance, parasitic capacitance and dynamic capacitance of crystal oscillator and reference values
Quartz crystal resonator (Xtal) is a widely used frequency component. Manufacturers have listed basic parameters such as nominal frequency, frequency stability, operating temperature, load capacitance...
芯情观察猿 Discrete Device

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1334  691  2030  1166  1573  27  14  41  24  32 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号