EEWORLDEEWORLDEEWORLD

Part Number

Search

C2225A113G1GAC

Description
Ceramic Capacitor, Multilayer, Ceramic, 100V, 2% +Tol, 2% -Tol, BP, 30ppm/Cel TC, 0.011uF, Surface Mount, 2225, CHIP
CategoryPassive components    capacitor   
File Size1MB,8 Pages
ManufacturerKEMET
Websitehttp://www.kemet.com
Environmental Compliance
Related ProductsFound15parts with similar functions to C2225A113G1GAC
Download Datasheet Parametric View All

C2225A113G1GAC Overview

Ceramic Capacitor, Multilayer, Ceramic, 100V, 2% +Tol, 2% -Tol, BP, 30ppm/Cel TC, 0.011uF, Surface Mount, 2225, CHIP

C2225A113G1GAC Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerKEMET
package instruction, 2225
Reach Compliance Codecompli
ECCN codeEAR99
capacitance0.011 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high2.03 mm
JESD-609 codee3
length5.59 mm
Manufacturer's serial numberGR900
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance2%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
Package formSMT
method of packingTRAY
positive tolerance2%
Rated (DC) voltage (URdc)100 V
seriesC(SIZE)A
size code2225
surface mountYES
Temperature characteristic codeBP
Temperature Coefficient30ppm/Cel ppm/°C
Terminal surfaceMatte Tin (Sn) - with Nickel (Ni) barrie
Terminal shapeWRAPAROUND
width6.35 mm
Base Number Matches1
CERAMIC HIGH RELIABILITY
GENERAL INFORMATION GR900 SERIES
HIGH RELIABILITY — GR900
/ Q-SPEC
GR900 capacitors are intended for use in any application where the
chance of failure must be reduced to the lowest possible level. While
any well-made multilayer ceramic capacitor is an inherently reliable
device, GR900 capacitors receive special attention in all phases of
manufacture including:
Raw Materials Selection
Clean Room Production
Individual Batch Testing
C-SAM (when applicable)
Singular Batch Identity is Maintained
Destructive Physical Analysis
These parts are well worth the added investment in comparison to the
cost of a device or system failure.
Typical applications include: Medical, Aerospace, Communication
Satellites, Radar and Guidance Systems.
SCREENING AND SAMPLE TESTS
Each batch receives the following testing/inspections:
In Process Inspection (Per MIL-PRF-123):
1.
2.
100% Visual Inspection.
Destructive Physical Analysis: (DPA) - A sample is pulled from
each lot and examined per EIA-469 and KEMET’s strict internal
void and delamination criteria. Sampling plan is per MIL-PRF-123.
C-SAM (GR900 / “A” in the fifth character position of the ordering
code): May be performed on batches failing to meet the DPA
criteria for removal of marginal product. Not required on each lot.
C-SAM (Q-SPEC / “Q” in the fifth character position of the ordering
code): Receive 100% C-SAM of lot prior to application of end
metallization.
Group A
1. Thermal Shock:
Materials used in the construction of multilayer
ceramic capacitors possess various thermal coefficients of expansion.
To assure maximum uniformity, each part is temperature cycled in
accordance to MIL-STD-202, Method 107, Condition A with Step 3
being 125°C. Number of cycles shall be 20 (100% of lot).
2. Voltage Conditioning:
One of the most strenuous environments for
any capacitor is the high temperature/high voltage test. All units are
subject to twice-rated voltage to the units at the maximum rated
temperature of 125°C for a minimum of 168 hours and a maximum of
264 hours. The voltage conditioning may be terminated at any time
during 168 hours to 264 hours time interval that confirmed failures meet
the requirements of the PDA during the last 48 hours of 1 unit or .4%
(100% of lot).
Optional Voltage Conditioning (Accelerated Voltage
Conditioning):
All conditions of the standard voltage conditioning
apply with the exception of increased voltage and decreased test time.
Refer to MIL-PRF-123 for the proper formula.
*Step 5 is performed on chips at this point (100% of lot).
3. Dielectric Withstanding Voltage:
250% of the DC rated voltage at
25°C (100% of lot).
9. Percent Defective Allowable (PDA):
The overall PDA is 8% for
parts outside the MIL-PRF-123 values. The PDA is per MIL-PRF-
123 for all parts that are valid MIL-PRF-123 values. The PD
includes steps 1 through 8 above with the following exceptions.
Capacitance exclusion - capacitance values no more than 5% or
.5pF, whichever is greater for BX characteristic or 1% or .3pF,
whichever is greater for BP characteristic beyond specified
tolerance limit, shall be removed from the lot but shall not be
considered defective for determination of the PD.
Insulation Resistance at 25°C — Product which is not acceptable
for twice the military limit but is acceptable per the military limit, is
removed from the lot but shall not be considered defective for
determination of the PD.
10. Visual and Mechanical Examination:
Performed per MIL-
PRF-123 criteria.
11. Radiographic Examination (Leaded Devices Only):
Radial
devices receive a one-plane X-ray.
12. Destructive Physical Analysis (DPA):
A sample is examined
on each lot per EIA-469. Sampling Plan is per MIL-PRF-123.
STANDARD PACKAGING
All products are packaged in trays except C512 capacitors which
are packaged 1 piece per bag.
*Note: All packaging is ESD protected.
DATA PACKAGE
A data package is sent with each shipment which contains:
1. Final Destructive Physical Analysis (DPA) report.
2. Certificate of Compliance stating that the parts meet all
applicable requirements of the appropriate military specification to
the best failure level to which KEMET is approved.
3. Summary of Group A Testing.
Group B
MIL-PRF-123 Group B testing is available with special order.
Please contact KEMET for additional information and ordering
details.
4. Insulation Resistance:
The 25°C measurement with rated
voltage applied shall be the lesser of 100 GΩ or 1000 Megohm -
Microfarads (100% of lot).
*5. Insulation Resistance:
The 125°C measurement with rated
voltage applied shall be the lesser of 10 GΩ or 100 Megohm -
Microfarads (100% of lot). For chips, 125°C IR is performed prior to
Step 3 above.
6. Storage
at 150°C for 2 hours minimum without voltage applied
followed by a 12-hour minimum stabilization period (temperature
characteristic BX only).
7. Capacitance:
Shall be within specified tolerance at 25°C (100%
of lot). (Aging phenomenon is taken into account for BX dielectric
to obtain capacitance.)
8. Dissipation Factor:
Shall not exceed 2.5% for X7R (BX)
dielectric, 0.15% for C0G (BP) dielectric at 25°C. (100% of lot.)
3.
12
© KEMET Electronics Corporation • P.O. Box 5928 • Greenville, SC 29606 (864) 963-6300 • www.kemet.com

C2225A113G1GAC Similar Products

Part Number Manufacturer Description
C2225A113G1GAL KEMET(基美) Ceramic Capacitor, Multilayer, Ceramic, 100V, 2% +Tol, 2% -Tol, BP, 30ppm/Cel TC, 0.011uF, Surface Mount, 2225, CHIP
C2225A113G1GAG KEMET(基美) Ceramic Capacitor, Multilayer, Ceramic, 100V, 2% +Tol, 2% -Tol, BP, 30ppm/Cel TC, 0.011uF, Surface Mount, 2225, CHIP
C2225A113G1GAH KEMET(基美) Ceramic Capacitor, Multilayer, Ceramic, 100V, 2% +Tol, 2% -Tol, BP, 30ppm/Cel TC, 0.011uF, Surface Mount, 2225, CHIP
C2225A113K1GAG KEMET(基美) Ceramic Capacitor, Multilayer, Ceramic, 100V, 10% +Tol, 10% -Tol, BP, 30ppm/Cel TC, 0.011uF, Surface Mount, 2225, CHIP
C2225A113K1GAL KEMET(基美) Ceramic Capacitor, Multilayer, Ceramic, 100V, 10% +Tol, 10% -Tol, BP, 30ppm/Cel TC, 0.011uF, Surface Mount, 2225, CHIP
C2225A113K1GAC KEMET(基美) Ceramic Capacitor, Multilayer, Ceramic, 100V, 10% +Tol, 10% -Tol, BP, 30ppm/Cel TC, 0.011uF, Surface Mount, 2225, CHIP
C2225A113F1GAH KEMET(基美) Ceramic Capacitor, Multilayer, Ceramic, 100V, 1% +Tol, 1% -Tol, BP, 30ppm/Cel TC, 0.011uF, Surface Mount, 2225, CHIP
C2225A113K1GAH KEMET(基美) Ceramic Capacitor, Multilayer, Ceramic, 100V, 10% +Tol, 10% -Tol, BP, 30ppm/Cel TC, 0.011uF, Surface Mount, 2225, CHIP
C2225A113J1GAL KEMET(基美) Ceramic Capacitor, Multilayer, Ceramic, 100V, 5% +Tol, 5% -Tol, BP, 30ppm/Cel TC, 0.011uF, Surface Mount, 2225, CHIP
C2225A113J1GAG KEMET(基美) Ceramic Capacitor, Multilayer, Ceramic, 100V, 5% +Tol, 5% -Tol, BP, 30ppm/Cel TC, 0.011uF, Surface Mount, 2225, CHIP
C2225A113J1GAH KEMET(基美) Ceramic Capacitor, Multilayer, Ceramic, 100V, 5% +Tol, 5% -Tol, BP, 30ppm/Cel TC, 0.011uF, Surface Mount, 2225, CHIP
C2225A113F1GAG KEMET(基美) Ceramic Capacitor, Multilayer, Ceramic, 100V, 1% +Tol, 1% -Tol, BP, 30ppm/Cel TC, 0.011uF, Surface Mount, 2225, CHIP
C2225A113J1GAC KEMET(基美) Ceramic Capacitor, Multilayer, Ceramic, 100V, 5% +Tol, 5% -Tol, BP, 30ppm/Cel TC, 0.011uF, Surface Mount, 2225, CHIP
C2225A113F1GAC KEMET(基美) Ceramic Capacitor, Multilayer, Ceramic, 100V, 1% +Tol, 1% -Tol, BP, 30ppm/Cel TC, 0.011uF, Surface Mount, 2225, CHIP
C2225A113F1GAL KEMET(基美) Ceramic Capacitor, Multilayer, Ceramic, 100V, 1% +Tol, 1% -Tol, BP, 30ppm/Cel TC, 0.011uF, Surface Mount, 2225, CHIP
【TI Data Download】UCD3028 Digital Power Supply Software Design Instructions
Abstract The UCD3028 digital power supply has rich functions and can complete the control of two independent power branches; the software configuration is flexible and can realize multiple functions i...
德州仪器 Analogue and Mixed Signal
Moderator Chip Coin Rewards in November 2012!
[align=left][color=rgb(0, 0, 0)][font=Helvetica, Arial, sans-serif][color=#000]Requirements for moderator chip currency issuance: Monthly online time>30 hours Monthly posts>30 posts[/color][/font][/co...
EEWORLD社区 Suggestions & Announcements
I wonder if you are interested in the AM335X Arduino development board
[b]Helping electronics enthusiasts develop smaller, friendlier, lower-cost solutions[/b] Credit card-sized development board supports easy hardware expansion, single cable and 10-second Linux boot for...
凯哥 DSP and ARM Processors
The "Theodolite Traverse Calculation Book" was compiled, which uses EXCEL as a computing platform and can automatically calculate
[font=Tahoma][size=10.5pt][font=宋体]Surveying work is the eyes of coal mine production[/font][/size][/font][font=Tahoma][size=10.5pt],[/size][/font][font=Tahoma][size=10.5pt][font=宋体]it provides necess...
MJYLYH1111 Test/Measurement
Message response under doc/view architecture
I created a single document project under WinCE, added the EraseBkgnd message response in CMainFrame, set a breakpoint and found that the program did not enter the response. Later, I created another s...
forgetful Embedded System
Field Effect Transistor Knowledge - Common Source Amplifier
Field Effect Transistor Common Source Amplifier Experiment 1. Experimental purpose 1. Clarify the performance and characteristics of field effect tubes 2. Clarify the characteristics of field effect t...
keeptops LED Zone

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2114  1956  1268  2109  2140  43  40  26  44  46 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号