EEWORLDEEWORLDEEWORLD

Part Number

Search

PT7V4050TACCA18.432/13.500

Description
PLL/Frequency Synthesis Circuit,
CategoryAnalog mixed-signal IC    The signal circuit   
File Size156KB,7 Pages
ManufacturerDiodes Incorporated
Download Datasheet Parametric View All

PT7V4050TACCA18.432/13.500 Overview

PLL/Frequency Synthesis Circuit,

PT7V4050TACCA18.432/13.500 Parametric

Parameter NameAttribute value
MakerDiodes Incorporated
package instructionDIP-16
Reach Compliance Codecompliant
Other featuresSEATED HEIGHT CALCULATED
Analog Integrated Circuits - Other TypesPHASE DETECTOR
JESD-30 codeR-PDIP-T16
length20.32 mm
Number of functions1
Number of terminals16
Maximum operating temperature70 °C
Minimum operating temperature
Package body materialPLASTIC/EPOXY
encapsulated codeDIP
Package shapeRECTANGULAR
Package formIN-LINE
Maximum seat height4.58 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountNO
Temperature levelCOMMERCIAL
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
width7.62 mm
Base Number Matches1
Data Sheet
PT7V4050
PLL with quartz stabilized VCXO
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
Features
PLL with quartz stabilized VCXO
Loss of signals alarm
Return to nominal clock upon LOS
Input data rates from 8 kb/s to 65 Mb/s
Tri-state output
User defined PLL loop response
NRZ data compatible
Single +5.0V power supply
Description
The device is composed of a phase-lock loop with an
integrated VCXO for use in clock recovery, data re-
timing, frequency translation and clock smoothing
applications in telecom and datacom systems.
Crystal Frequencies Supported: 12.000~50.000 MHz.
Block Diagram
CLKIN
DATAIN
HIZ
Phase Detector &
Loss Of Signal
Circuit
RCLK
RDATA
LOS
PHO
VC
LOSIN
CLK1
VCXO
Divider
CLK2
OPN
Op
Amp
OPOUT
OPP
Ordering Information
PT7V4050
Device Type
16-pin clock recoverymodule
PackageLeads
T: Thru-Hole
G: Surface Mount
CLK2 Divider
A: Divide by 2 E: Divide by 32
B: Divide by 4 F: Divide by 64
C: Divide by 8 G: Divide by 128
D: Divide by 16 H: Divide by 256
K: Disable
T
B
C
G
A
49.408 / 12.352
CLK2 Frequency
CLK1 Frequency
A: 5.0V supply voltage
B: 3.3V supply voltage
C:
±
20ppm
F:
±
32ppm
G:
±
50ppm
H:
±
100ppm
Temperature Range
C: 0
°
C to 70
°
C
T: -40
°
C to 85
°
C
12.000
16.128
18.432
22.579
28.000
34.368
44.736
Frequencies using at CLK1 (MHz)
12.288
12.624
13.00
16.384
16.777
16.896
18.936
20.000
20.480
24.576
24.704
25.000
30.720
32.000
32.768
38.880
40.000
41.2416
47.457
49.152
49.408
19.440
35.328
16.000
17.920
22.1184
27.000
33.330
41.943
50.000
40.960
Note:
CLK1 up to 40.960MHz for both 5V and
3.3V for temperature -40oC to 85 oC; CLK1 up to
50MHz for both 5V and 3.3V for temperature 0oC to 70oC.
PT0125(02/06)
1
Ver:2
How to write an 8-bit output program for the STM32 PORT?
I want to use the lower 8 bits of PORTA to send out D0-D7 data, and the upper 8 bits are also used as GPIO other function ports (both input and output), so how do I write the lower 8 bits of data outp...
bogedahan12 stm32/stm8
There is a circuit called frequency compensation circuit in the photoelectric conversion circuit. I don't quite understand it. Please give me some advice.
[i=s]This post was last edited by Doudou Lanyan on 2015-12-18 21:51[/i] [align=left][size=12px]The following are the circuit diagrams from the three articles: In each circuit diagram, a capacitor is c...
奋斗澜颜 Analog electronics
Is CC2500 very picky about crystal oscillators?
They are both cc2500, but the modules are different. One uses a SMD crystal oscillator, and the other uses a plug-in crystal oscillator. I write the same configuration program for both of them, but th...
落叶的根藤 Wireless Connectivity
Nucleo development board firmware corresponding to the Nucleo expansion board
[i=s]This post was last edited by dcexpert on 2016-7-1 11:22[/i] [font=Tahoma, Helvetica, SimSun, sans-serif]In order to use the Nucleo expansion board, I specially modified and compiled the firmware ...
dcexpert MicroPython Open Source section
Huaqing Yuanjian Shanghai Center is recruiting Linux lecturers with high salary
Beijing Huaqing Yuanjian Technology Information Co., Ltd. (hereinafter referred to as Huaqing Yuanjian) is a leading embedded technology service organization in China, the first IT training organizati...
MEET21 Recruitment
Here the role of the voltage regulator + diode combination
Here is the role of the voltage regulator + diode combinationhttps://mp.weixin.qq.com/s?__biz ... 31ebd116eeb4f279#rd...
QWE4562009 Discrete Device

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2397  364  1013  647  471  49  8  21  14  10 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号