EEWORLDEEWORLDEEWORLD

Part Number

Search

SIT9120AI-1B3-33N155.520000Y

Description
LVPECL Output Clock Oscillator, 155.52MHz Nom,
CategoryPassive components    oscillator   
File Size1MB,13 Pages
ManufacturerSiTime
Environmental Compliance
Download Datasheet Parametric View All

SIT9120AI-1B3-33N155.520000Y Overview

LVPECL Output Clock Oscillator, 155.52MHz Nom,

SIT9120AI-1B3-33N155.520000Y Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerSiTime
Reach Compliance Codecompliant
Other featuresCOMPLEMENTARY OUTPUT; TR
maximum descent time0.5 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Installation featuresSURFACE MOUNT
Nominal operating frequency155.52 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
Output load50 OHM
physical size3.2mm x 2.5mm x 0.75mm
longest rise time0.5 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Palladium/Gold (Ni/Pd/Au)
Base Number Matches1
SiT9120
Standard Frequency Differential Oscillator
Features
Applications
31 standard frequencies from 25 MHz to 212.5 MHz
LVPECL and LVDS output signaling types
0.6 ps RMS phase jitter (random) over 12 kHz
to 20 MHz bandwidth
Frequency stability as low as ±10 ppm
Industrial and extended commercial temperature ranges
Industry-standard packages: 3.2 x 2.5, 5.0 x 3.2 and
7.0 x 5.0 mm x mm
For any other frequencies between 1 to 625 MHz,
refer to
SiT9121
and
SiT9122
datasheet
10GB Ethernet, SONET, SATA, SAS, Fibre Channel,
PCI-Express
Telecom, networking, instrumentation, storage, server
Electrical Characteristics
Table 1. Electrical Characteristics
Parameters
Supply Voltage
Symbol
Vdd
Min.
2.97
2.25
2.25
Output Frequency Range
Frequency Stability
f
F_stab
25
-10
-20
-25
-50
First Year Aging
10-year Aging
Operating Temperature Range
Input Voltage High
Input Voltage Low
Input Pull-up Impedance
F_aging1
F_aging10
T_use
VIH
VIL
Z_in
-2
-5
-40
-20
70%
2
Start-up Time
Resume Time
Duty Cycle
Current Consumption
OE Disable Supply Current
Output Disable Leakage Current
Standby Current
Maximum Output Current
Output High Voltage
Output Low Voltage
Output Differential Voltage Swing
Rise/Fall Time
OE Enable/Disable Time
RMS Period Jitter
T_start
T_resume
DC
Idd
I_OE
I_leak
I_std
I_driver
VOH
VOL
V_Swing
Tr, Tf
T_oe
T_jitt
45
Vdd-1.1
Vdd-1.9
1.2
RMS Phase Jitter (random)
T_phj
Typ.
3.3
2.5
100
6
6
61
1.6
300
1.2
1.2
1.2
0.6
Max.
3.63
2.75
3.63
212.5
+10
+20
+25
+50
+2
+5
+85
+70
30%
250
10
10
55
69
35
1
100
30
Vdd-0.7
Vdd-1.5
2.0
500
115
1.7
1.7
1.7
0.85
Unit
V
V
V
MHz
ppm
ppm
ppm
ppm
ppm
ppm
°C
°C
Vdd
Vdd
ms
ms
%
mA
mA
A
A
mA
V
V
V
ps
ns
ps
ps
ps
ps
25°C
25°C
Industrial
Extended Commercial
Pin 1, OE or
ST
Pin 1, OE or
ST
Pin 1, OE logic high or logic low, or
ST
logic high
Pin 1,
ST
logic low
Measured from the time Vdd reaches its rated minimum value.
In Standby mode, measured from the time
ST
pin crosses
50% threshold.
Contact SiTime
for tighter duty cycle
Excluding Load Termination Current, Vdd = 3.3V or 2.5V
OE = Low
OE = Low
Termination schemes in
Figures 1 and 2
- XX ordering code
See
list of standard frequencies
Inclusive of initial tolerance, operating temperature,
rated power supply voltage, and load variations
Condition
LVPECL and LVDS, Common Electrical Characteristics
LVPECL, DC and AC Characteristics
ST
= Low, for all Vdds
Maximum average current drawn from OUT+ or OUT-
See
Figure 1(a)
See
Figure 1(a)
See
Figure 1(b)
20% to 80%, see
Figure 1(a)
f = 212.5 MHz - For other frequencies, T_oe = 100ns + 3 period
f = 100 MHz, VDD = 3.3V or 2.5V
f = 156.25 MHz, VDD = 3.3V or 2.5V
f = 212.5 MHz, VDD = 3.3V or 2.5V
f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz, all Vdds
Rev 1.08
June 25, 2019
www.sitime.com
Ask an expert about the output signal of the radio circuit based on CXA1238s
I am working on a simplex wireless calling system. The receiving part is made of cxa1238s. The FM signal input to it is a carrier frequency of 30MHz and a modulation signal of 330KHz. The waveform mea...
peter__dai RF/Wirelessly
How to install CAB file to a specified directory on ppc
I need to make the program into a CAB file and then unzip it into a designated directory of PPC. How can I do this?...
liwei3290 Embedded System
The wince debug port modification problem is half successful ~ the whole system becomes very slow!
The CPU is 2440, running ce4.2; uart0 is used as debug port by wince, and com1 can also be opened in ce, but the baud rate is hardcoded at 115200 in denug.c. It can output debug information normally a...
smarsmar Embedded System
[Qinheng RISC-V core CH582] Incomplete evaluation summary
Because the evaluation has not been completed yet, especially because the other two projects were affected by the progress of the Shenzhen epidemic and will not be completed until next week, so there ...
yaoquan5201314 Domestic Chip Exchange
I am confused when learning analog circuits. Please help me.
In analog circuit analysis, one has to consider DC bias and the other input signal. This confuses a beginner like me. I'd like to ask an expert to help me sort out my thoughts....
wen30 Analog electronics
Use of amplifier
[i=s]This post was last edited by paulhyde on 2014-9-15 03:33[/i] :hug:...
lcb一不小心 Electronics Design Contest

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 777  2780  931  2111  2416  16  56  19  43  49 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号