EEWORLDEEWORLDEEWORLD

Part Number

Search

SFN22602BEGNHFW

Description
Fixed Resistor, Thin Film, 0.25W, 226000ohm, 100V, 0.1% +/-Tol, -25,25ppm/Cel, 0202,
CategoryPassive components    The resistor   
File Size101KB,3 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Environmental Compliance
Download Datasheet Parametric View All

SFN22602BEGNHFW Overview

Fixed Resistor, Thin Film, 0.25W, 226000ohm, 100V, 0.1% +/-Tol, -25,25ppm/Cel, 0202,

SFN22602BEGNHFW Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid992099769
Reach Compliance Codeunknown
Country Of OriginUSA
ECCN codeEAR99
YTEOL8.2
structureChip
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package height0.254 mm
Package length0.51 mm
Package formSMT
Package width0.51 mm
method of packingWaffle Pack
Rated power dissipation(P)0.25 W
resistance226000 Ω
Resistor typeFIXED RESISTOR
seriesSFN
size code0202
technologyTHIN FILM
Temperature Coefficient-25,25 ppm/°C
Tolerance0.1%
Operating Voltage100 V
SFN
www.vishay.com
Vishay Electro-Films
NiCr Thin Film, Top-Contact Resistor
FEATURES
Wire bondable
Chip size: 0.020" square
Case: 0202
Resistance range: 20
Ω
to 510 kΩ
Resistor material: Nichrome
Oxidized silicon substrate
125 mW power
Material categorization: for definitions of compliance
please see
www.vishay.com/doc?99912
Product may not be to scale
The SFN series resistor chips offer a combination of
nichrome stability, good power rating and small size.
The SFNs are manufactured using Vishay Electro-Films (EFI)
sophisticated thin film equipment and manufacturing
technology. The SFNs are 100 % electrically tested and
visually inspected to MIL-STD-883, method 2032, class H or
class K.
APPLICATIONS
Vishay EFI SFN resistor chips are widely used in hybrid
packages where space is limited. Designed with capacity to
handle substantial power loads, they also have the benefit of
nichrome stability.
Recommended for hermetic environments where die is not
exposed to moisture.
TEMPERATURE COEFFICIENT OF RESISTANCE, VALUES, AND TOLERANCES
PARAMETER
Total Resistance Range
Standard Tolerances
TCR
VALUE
20 to 510K
± 0.1
± 10, ± 25, ± 50, ± 100, ± 250
UNIT
Ω
%
ppm/°C
Tightest Standard Tolerance Available
0.1 %
± 10 ppm/°C
± 25 ppm/°C
± 50 ppm/°C
± 100 ppm/°C
20
Ω
50
Ω
100
Ω
1 kΩ
510 kΩ
STANDARD ELECTRICAL SPECIFICATIONS
PARAMETER
Noise, MIL-STD-202, Method 308
100
Ω
to 250 kΩ
< 100
Ω
or > 251 kΩ
Stability, 1000 h, +125 °C, 50 mW
Operating Temperature Range
Thermal Shock, MIL-STD-202, Method 107, Test Condition F
High Temperature Exposure, +150 °C, 100 h
Dielectric Voltage Breakdown
Insulation Resistance
Operating Voltage
DC Power Rating at +70 °C (Derated to Zero at +175 °C)
5 x Rated Power Short-Time Overload, +25 °C, 5 s
Revision: 25-Mar-2021
VALUE
-35 typ.
-20 typ.
± 0.25 max.
ΔR/R
-55 to +125
± 0.25 max.
ΔR/R
± 0.5 max.
ΔR/R
200
10
12
min.
100 max.
0.125
± 0.25 max.
ΔR/R
UNIT
dB
%
°C
%
%
V
Ω
V
W
%
Document Number: 61025
1
For technical questions, contact:
efi@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT
www.vishay.com/doc?91000
Upgrading bootloader failed, check the short-circuit interfaces and study again
Continuing from the previous post, KW41Z's Best Partner - [NXP Kinetis MCU] - Electronic Engineering World Forum [url]https://bbs.eeworld.com.cn/thread-529560-1-1.html[/url] According to Freescale's u...
suoma NXP MCU
Can I add components to the vxsim simulation environment? How to configure vxworks
How to include INCLUDE_POSIX_SCHED when using POSIX functions in vxsim simulation environment? If the project (downloadable) is not selected, can the project not select component configuration? Is the...
taoym101 Real-time operating system RTOS
How to understand "everything is a file"? Answer from the perspective of the application layer and the driver layer.
Dear experts, how do you understand "everything is a file"? Please answer from the perspective of the application layer and the driver layer....
zhengjiewen Linux and Android
[Design Tools] This document introduces the FPGA operation steps for a certain function using ISE10.1
The document introduces the steps of using ISE10.1 to perform FPGA operations for a certain function, including the steps of creating a new document, synthesis, functional simulation, compilation and ...
GONGHCU FPGA/CPLD
The LPC2138 P1 port connected to the 1602 LCD simulation in Pretous cannot display! !
I am building a virtual simulation platform in Proteus. When using LM1602, the sent data cannot be displayed normally. I have successfully used the same code in the P0 port of LPC2106. Because there a...
chengchuanqing Embedded System
After the layer is locked, Blt returns DDERR_SURFACEBUSY. Who returns it?
Is there any lock when executing Blt? If yes, where is it added? There is no lock in HalBlt. When the layer is locked, the Blt operation directly returns DDERR_SURFACEBUSY without entering HalBlt oper...
friday505 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2508  2217  1333  2222  1370  51  45  27  28  14 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号