530DC702M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530DC702M000DGR

530DC702M000DGR: DescriptionCMOS/TTL Output Clock Oscillator, 702MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530DC702M000DGR Overview

CMOS/TTL Output Clock Oscillator, 702MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530DC702M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	702 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Hardware circuit design of UAV remote sensing platform control system

LT108 bridge temperature measurement circuit

Low noise preamplifier circuit

Two-function test electrical circuit

Practical regulated power supply circuit diagram using μA723

RC low frequency oscillator circuit

[ESP8266]Pin Usage: [i=s]This post was last edited by dcexpert on 2016-7-28 22:13[/i] [size=2]In order to cooperate with the activities next week, the ESP8266 version of MicroPython has many differences from the PYB vers...; dcexpert MicroPython Open Source section

Who do you most want to spend the National Day holiday with?: The National Day holiday is coming soon. Who do you want to spend it with the most? Tell us your reasons! What I want most is to be with my parents. We have grown up, but they have grown old. It makes...; ming1005 Talking

The display screen made with this circuit has different brightness for Chinese characters horizontally and vertically. The horizontal ones are brighter than the vertical ones. Why is that?: [font=宋体]The brightness of the Chinese characters displayed by this schematic is different horizontally and vertically, and the display will be chaotic when the current is large. How can I solve this ...; 繁星点点 Analog electronics

Zigbee-CC2430 series module datasheet: [size=4]CC2430 module is the first real ZigBee SOC chip CC2430 is a well-designed wireless transceiver module; the operating carrier frequency is 2.4GHZ, and the spread spectrum technology is adopted....; rock_chu RF/Wirelessly

Kinetis DAC module (Part 3): DAC function details 1. DAC buffer operation The buffer size is 1~16 and can be set in word units. When converting, the read pointer points to the data being converted. The buffer unit currently being...; bluehacker NXP MCU

TI IC:cc2540 configuration: The GAPP layer always plays one of the following four roles: 1. Broadcaster - cannot connect to advertising devices 2. Observer - scans broadcasts but cannot initiate connections 3. Peripheral - a con...; Jacktang Wireless Connectivity

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components