SLRM222600ABDDFG datasheet, PDF

Datasheet> All Categories > Passive components> The resistor> SLRM222600ABDDFG

SLRM222600ABDDFG: DescriptionArray/Network Resistor, Isolated, Thin Film, 0.1W, 2260ohm, 0.1% +/-Tol, -50,50ppm/Cel, 1021,; CategoryPassive components The resistor; File Size233KB，3 Pages; ManufacturerVishay; Websitehttp://www.vishay.com; Environmental Compliance

Download Datasheet Parametric View All

SLRM222600ABDDFG Overview

Array/Network Resistor, Isolated, Thin Film, 0.1W, 2260ohm, 0.1% +/-Tol, -50,50ppm/Cel, 1021,

SLRM222600ABDDFG Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	722596818
Reach Compliance Code	unknown
Country Of Origin	USA
ECCN code	EAR99
YTEOL	7.2
structure	Single Layer
JESD-609 code	e4
Network Type	Isolated
Number of terminals	4
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package height	0.64 mm
Package length	2.56 mm
Package form	SMT
Package width	5.37 mm
Rated power dissipation(P)	0.1 W
resistance	2260 Ω
Resistor type	ARRAY/NETWORK RESISTOR
series	SLR
size code	1021
technology	THIN FILM
Temperature Coefficient	50 ppm/°C
Terminal surface	Gold (Au) - with Nickel (Ni) barrier
Tolerance	0.1%

SLRM222600ABDDFG Preview

SLR

Vishay Electro-Films

Single Layer Resistor Carrier Networks

FEATURES

•

Standard sizes 0.100, 0.150, 0.210 wide

•

Custom sizes up to 0.500 inches x 0.500 inches

•

Pad count to 36

Product may not

be to scale

•

Mixed values to 500 kΩ

•

Multiple reference resistor groups

•

Ratio tolerance to ± 0.01 %

•

Ratio TCR’s to ± 1 ppm/°C

•

Nichrome resistor material standard. Tantalum nitride

available, consult factory

•

Custom pad spacing 0.025 inches or greater

SLR (Single Layer Resistor Carrier) networks are offered to provide the user with a leadless device that maximizes board density

while maintaining tight ratio tolerances and TCR tracking. Pads are provided top and bottom connected by edge castellations for

ease of visual solder joint inspection. Resistors can be covered with Vishay Electro-Films (EFI) proprietary thermal set plastic

for physical protection or left uncoated to facilitate user trimming.

SLR’s are provided with 0.050 inches standard contact spacing; however, 0.025 inches contact spacing is also available. The

standard contact metallization is gold flash over nickel plate. Solder coated contacts can be provided if preferred. Custom

configurations, values, and tolerance combinations are available with fast turnaround.

PRODUCT CAPABILITIES

Resistance Range

Absolute Resistance Tolerance

Resistance Ratio Tolerance

Absolute TCR

Ratio TCR

Absolute Resistor Stability (Mean)*

Ratio Resistor Stability (Mean)*

Package Power Dissipation

Temperature Range

to 500 kΩ

± 1 % to ± 0.05 %

± 0.1 % to ± 0.01 %

± 50 ppm/°C; available to ± 10 ppm/°C

± 5 ppm/°C; available to ± 1 ppm/°C

300 ppm/1000 hours at 125 °C (typical)

18 ppm/1000 hours at 125 °C (typical)

100 mW/Res at 70 °C, 50 mW/125 °C

0 °C to + 70 °C, - 40 °C to + 85 °C, - 55 °C to + 125 °C

The SLR construction allows for a wide selection of special sizes and shapes with rapid turnaround and low NRE costs. The holes

for the edge castellations are laser drilled into a multiple-up, large area substrates in-house prior to metallization. This permits

new configurations with only laser software and a mask set.

Custom parts can be provided with combinations of features listed:

Any combination of resistor values between 100

and 100 kΩ in the standard sizes.

Custom resistor network patterns (no crossovers).

A wide variety of rectangular sizes and shapes with contact pads on two to four sides.

Pad center-to-center spacings from 0.025 inches (0.635 mm) and larger.

Uncoated to permit customer trimming.

PACKAGED

PRODUCTS

NETWORKS

Document Number: 61068

Revision: 09-Mar-07

For technical questions, contact: efi@vishay.com

www.vishay.com

131

SLR

Vishay Electro-Films

OUTLINE DRAWING

DIMENSIONS

in inches [millimeters]

Single Layer Resistor Carrier Networks

Centers

0.025

[0.64]

0.050

[1.28]

0.100

[2.54]

0.100

[2.54]

0.150

[3.84]

0.210

[5.37]

0.015

[0.38]

0.030

[0.76]

0.030

[0.76]

0.030

[0.76]

0.025

[0.64]

0.050

[1.28]

0.050

[1.28]

0.050

[1.28]

0.015

[0.38]

0.015

[0.38]

0.025

[0.64]

0.025

[0.64]

0.020

[0.51]

0.020

[0.51]

0.020

[0.51]

0.020

[0.51]

0.050

[1.28]

0.050

[1.28]

PIN 1

* 0.025 inches [0.64 mm] per resistor, 2 to 18 pads.

** 0.050 inches [1.28 mm] per resistor, 2 to 18 pads.

Resistor

Area

Single Layer 16 Pin Chip Carrier

Chip measures 0.300 inches x 0.300 inches.

Castellations are on 0.050 inches (1.27 mm) centers.

(Special Order)

Standard Pitch: Castellations are

on 0.050 inches (1.27 mm) centers

(0.025 inch pitch special order)

ORDERING INFORMATION

Example: SLRC-4-10000-1-B-F-D-C-G, 8 Lead 0.100 wide, with 4 Identical 100 kΩ Isolated Resistors, Absolute Tolerance: 0.1 %, Ratio

Tolerance: 0.1 %, Absolute TCR: 50 ppm/°C, Ratio TCR: 2 ppm/°C, Gold Termination

SLR

MODEL

WIDTH

10 000

NUMBER

RESISTANCE

VALUE

ABSOLUTE

VALUE

MULTIPLIER TOLERANCE

RESISTORS

ALL SAME

VALUE

(5 Significant

Digits)

= 0.001

= 0.01

= 0.1

= 1.0

= 10.0

= 100.0

= 0.05

= 0.1

= 0.2

= 0.5

= 1.0

= 2.0

= 5.0

= 10.0

= 20.0

RATIO

TOLERANCE

ABSOLUTE TCR. RATIO TCR TERMINATION

PPM/°C

= 100

= 150

= 210

PACKAGED

PRODUCTS

NETWORKS

(To R1)

= 0.005

= 0.010

= 0.025

= 0.050

= 0.100

= 0.250

= 0.500

= 1.000

= N/A

= 10

= 25

= 50

= 100

= 10

= N/A

= Ni/Gold

= Solder

Coated

NOTE:

Factory will covert order number into final part number.

For special value combinations and pin outs consult Application Engineer

www.vishay.com

132

For technical questions, contact: efi@vishay.com

Document Number: 61068

Revision: 09-Mar-07

Legal Disclaimer Notice

Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf

(collectively, “Vishay”), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein

or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any

information provided herein to the maximum extent permitted by law. The product specifications do not expand or

otherwise modify Vishay’s terms and conditions of purchase, including but not limited to the warranty expressed

therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this

document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless

otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such

applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting

from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding

products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

Document Number: 91000

Revision: 18-Jul-08

www.vishay.com

More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

Recommended Resources

JDI type Y-△ automatic conversion device power saving circuit

JG series photoelectric relay circuit a

Practical delay light circuit (1)

±15V, 10A symmetrical regulated power supply composed of MPC1000

Use the battery to identify the head and tail of the motor winding

Alarm circuit diagram

PCB Basics (II): [color=rgb(0,0,0)][font=SimSun][size=11pt]Parts packaging technology Insertion packaging technology (Through Hole Technology) Place the parts on one side of the board and solder the pins on the other ...; ohahaha PCB Design

When setting up the IP core for FPGA, a compilation error occurred. . .: I recently installed ucgui on FPGA and finished the soft IP. I added it to QUARTUSII and an error occurred during compilation.I had no problem doing this before. This time, I used an ALT_PLL and multi...; shilaike FPGA/CPLD

Which pin is ADCINB0 ADCINB5 ADCINB5 of 28027launchpad? ?: Which pin is ADCINB0 ADCINB5 ADCINB5 of 28027 launchpad? ? . . . I can't seem to find it on the schematic diagram...; jetlin1992 Microcontroller MCU

What is the difference between GPS antenna and GSM antenna?: What is the difference between GPS antenna and GSM antenna?...; sensorexpert Sensor

Bridging the gap between algorithms and implementation: How to implement algorithms with digital ICs/FPGAs: Bridging the gap between algorithms and implementation: How to implement algorithms with digital ICs/FPGAs...; aiwings FPGA/CPLD

A novice asks an expert a question: 1 I would like to ask, what knowledge do I need to master to make a program similar to softice? 2 Can the code segment and data segment of a running process be read and written using a driver?...; a2668240714 Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components