EEWORLDEEWORLDEEWORLD

Part Number

Search

BC025C122KZT6AA0

Description
Ceramic Capacitor, Multilayer, Ceramic, 50V, 10% +Tol, 10% -Tol, X7R, 15% TC, 0.0012uF, Surface Mount, 0402, CHIP
CategoryPassive components    capacitor   
File Size141KB,8 Pages
ManufacturerAVX
Download Datasheet Parametric View All

BC025C122KZT6AA0 Overview

Ceramic Capacitor, Multilayer, Ceramic, 50V, 10% +Tol, 10% -Tol, X7R, 15% TC, 0.0012uF, Surface Mount, 0402, CHIP

BC025C122KZT6AA0 Parametric

Parameter NameAttribute value
Objectid145115990929
package instruction, 0402
Reach Compliance Codeunknown
ECCN codeEAR99
YTEOL7
capacitance0.0012 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high0.56 mm
JESD-609 codee3
length1 mm
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance10%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package formSMT
method of packingWaffle Pack
positive tolerance10%
Rated (DC) voltage (URdc)50 V
size code0402
surface mountYES
Temperature characteristic codeX7R
Temperature Coefficient15% ppm/°C
Terminal surfaceTin (Sn)
Terminal shapeWRAPAROUND
width0.5 mm
COTS Plus - BC Series
General Specifications
GENERAL DESCRIPTION
Extended range MLCCs for avionic, defense, and space applications have
been available from AVX for many years, typically to customer specification
control documents. The COTS PLUS - BC series now consolidates the main
test options into standard catalog offerings, eliminating the need to generate
custom specifications for each application. Key test options from MIL-PRF-
55681 are applied to BME and PME devices in NP0 and X7R temperature
characteristic dielectrics.
PRODUCT ADVANTAGES
• Higher CV capability than standard PME
• BME and PME technology
• Voltage Range up to 500V
APPLICATIONS
Defense/Aerospace
• Extended Range MLCC for all Applications
• Low weight/payload, small footprint
• Low Voltage Ratings to Maximize Capacitance for High Speed Decoupling
HOW TO ORDER
BC
Series
03
Size
02 = 0402
03 = 0603
05 = 0805
06 = 1206
10 = 1210
12 = 1812
13 = 1825
5
C
102
Capacitance
Code (In pF)
2 Sig. Digits +
Number of
Zeros
K*
Z
T
9
AA
1
Extened Test Level
0 = Not Applicable
1 = DPA IAW EIA-469
2 = 85/85 @ RV for 96 hours
3 = DPA and 85/85 @ RV
Dielectric
Voltage
Z = 10V A = C0G (NP0)
Y = 16V C = X7R
3 = 25V
5 = 50V
1 = 100V
2 = 200V
V = 250V
7 = 500V
Capacitance
Failure Rate
Termination
Tolerance
Z = COTS Plus T = 100% TN
B = ±.10 pF
B = Tin/Lead
C = ±.25 pF
(5% min Lead)
D = ±.50 pF
J = Tin/Lead (60/40)
F = ±1% (≥ 10 pF)
G = ±2% (≥ 10 pF)
J = ±5%
K = ±10%
M = ±20%
* B, C & D tolerance for ≤10 pF values.
Packaging
Base Group A Test Level
1 = 7" T&R
AA = Group A per MIL-PRF-55681
3 = 13" T&R
SA = Group A per MIL-PRF-55681
6 = Waffle Pack
with SLDC
(SLDC = Single Lot Date Code)
9 = Bulk
CONFORMANCE TEST LEVELS
Base Group A Test Options
Voltage Conditioning IAW MIL-PRF-55681
Elevated IR Sample
Visual and Mechanical Inspection
Solderability
Single Lot Date Code (SLDC)
Group A Data Summary
AA
SA
Extended Test Options
Not Applicable
DPA IAW EIA-469
85°C/85% RH @ Rated Voltage / 96 Hrs
DPA and 85/85 @ Rated Voltage
Code
0
1
2
3
081516
1
How to convert schematics into VHDL in QUARTUSII (reprinted and collected)
[[i]This post was last edited by zl_felix on 2012-5-24 09:40[/i]]...
zl_felix FPGA/CPLD
Verilog003
...
至芯科技FPGA大牛 FPGA/CPLD
Regarding the Fan Paopao phenomenon, who is the one who is sad?
During the Sichuan earthquake some time ago, a man called Fan Paopao publicly stated that he would not risk his own life to save his mother if her life was at stake. After such a statement, the whole ...
lixiyuan999 Embedded System
Free sample application | Littelfuse relays, MOSFETs, sensors... [No category restrictions, no quantity restrictions]
Free sample application | Littelfuse relays, MOSFETs, sensors...no category restrictions, no quantity restrictions, come and apply!Click here to enter[Free sample dedicated channel][Must-read for appl...
EEWORLD社区 Discrete Device
【Design Tools】Xilinx_FPGA_In-depth Analysis of Internal Structure
In-depth analysis of Xilinx FPGA internal structureAuthor : fpga001 .Forum : Chip Power ( SocVista ).Structure of IOB Please look at page 1 of the manual , which is the review section of IOB . IO bloc...
sdjntl FPGA/CPLD
Come in and take a look
I want to make an infrared remote control, but I don't know how to design a circuit diagram. I hope someone with experience can give me a diagram for reference. Thank you in advance....
zhangchuang Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1787  1341  1142  827  1103  36  28  23  17  11 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号