EEWORLDEEWORLDEEWORLD

Part Number

Search

QESM49H4150DQ102012.999MHZ

Description
Parallel - Fundamental Quartz Crystal, 12.999MHz Nom, HC49, SMD, 2 PIN
CategoryPassive components    Crystal/resonator   
File Size375KB,5 Pages
ManufacturerRakon Limited
Environmental Compliance
Download Datasheet Parametric View All

QESM49H4150DQ102012.999MHZ Overview

Parallel - Fundamental Quartz Crystal, 12.999MHz Nom, HC49, SMD, 2 PIN

QESM49H4150DQ102012.999MHZ Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid145207475076
package instructionHC49, SMD, 2 PIN
Reach Compliance Codeunknown
Other featuresAT CUT
Ageing5 PPM/FIRST YEAR
Crystal/Resonator TypePARALLEL - FUNDAMENTAL
Drive level100 µW
frequency stability0.001%
frequency tolerance50 ppm
load capacitance20 pF
Installation featuresSURFACE MOUNT
Nominal operating frequency12.999 MHz
Maximum operating temperature70 °C
Minimum operating temperature-40 °C
physical size11.4mm x 4.7mm x 5mm
Series resistance50 Ω
surface mountYES

QESM49H4150DQ102012.999MHZ Preview

FREQUENCY
QESM49H4 / H2 / H32
HC49 SMD Crystal – SMD packaged
Specification (Rev-F)
Electrical Characteristics ......................................................P01
ESR vs. frequency range and Mode of vibration ..................P01
Mechanical Characteristics ...................................................P01
Ordering Information .............................................................P02
Suggested Reflow Soldering Profile .....................................P03
Tape and Reel Drawing ........................................................P03/P04
Frequency
QESM49H4 / H2 / H32
HC49 SMD Crystal – SMD packaged
Specification (rev-F)
June 30
th
, 2006
Electrical Characteristics
Electrical Parameters
Frequency range
(see Note 1)
Temperature Stability
Operating Temperature Range
Storage temperature range
Shunt capacitance C
0
Load capacitance
Drive level
Ageing (First Year)
Insulator resistance
Unit
MHz
± ppm
°C
°C
pF
pF
µW
± ppm
MΩ
500
100
-40
3.200
10
10
30
30
-20/+70
Customized specification upon request
Minimum Typical Maximum
75.000
50
50
-40/+85
+85
7.0
10pF ~ 32pF or series
500
5
Ref at 25°C
At 100V
DC
Refer to Ordering Information
Refer to Ordering Information
Refer to Ordering Information
Refer to Ordering Information
Test conditions
Frequency Tolerance
(at 25°C) ± ppm
Note 1 :
8 MHz is the minimum frequency for package QESM49H32
ESR vs. frequency range and Mode of vibration
Frequency range
(MHz)
3.200 to 4.499
4.500 to 5.999
6.000 to 6.999
7.000 to 7.999
8.000 to 8.999
Mode of vibration Max ESR (Ω)
Fund. / AT
Fund. / AT
Fund. / AT
Fund. / AT
Fund. / AT
150
120
100
90
80
Frequency range
(MHz)
9.000 to 9.999
10.000 to 12.999
13.000 to 30.000
30.000 to 75.000
27.000 to 40.000
Mode of vibration
Fund. / AT
Fund. / AT
Fund. / AT
3
rd
/ AT
3
rd
/ BT
Max ESR (Ω)
60
50
40
80
40
Mechanical Characteristics
1
TEMEX reserves the right to modify herein specifications and informations at any time when necessary to provide optimum performance and cost.
Frequency
QESM49H4 / H2 / H32
HC49 SMD Crystal – SMD packaged
Specification (rev-F)
June 30
th
, 2006
Heights (mm)
49H4
H = 5.0 max
49H2
H = 4.0 max
49H32
H = 3.2 max
Marking for SM94H4 / H2 / H32
Frequency in MHz (6 digits on the top)
ex: 10.000
Mechanical Conditions
Vibration 10g, 10 H to 2 kHz
according to standard
CEI68-2-63
Shocks
100g, 6 ms according to
standard CEI68-2-27
Note 1 :
QESM49H serie is fully RoHS compliant.
Ordering Information
QESM49H4
1
Part numbering system
30
HQ
50
20
25.000MHZ
Package type
Vibration
mode
1 = Fundamental
3 = 3
rd
Overtone
Frequency
tolerance
Operating
temperature
range
Frequency
stability
Load
Capacitance
16=16pF
Please, enter the
value of load
capacitance
Nominal
Frequency
(MHz)
Please enter the
nominal
frequency
QESM49H4 :
QESM49H2 :
QESM49H32 :
HC49 SMD packaged
10=±10ppm
30=±30ppm
50=±50ppm
D=-40°C
F= -30°C
H=-20°C
J=-10°C
L=0°C
M=+50°C
N=+55°C
O=+60°C
Q=+70°C
T=+85°C
10=±10ppm
30=±30ppm
50=±50ppm
2
TEMEX reserves the right to modify herein specifications and informations at any time when necessary to provide optimum performance and cost.
Frequency
QESM49H4 / H2 / H32
HC49 SMD Crystal – SMD packaged
Specification (rev-F)
June 30
th
, 2006
Suggested Reflow Soldering Profile
Tape Drawing
3
TEMEX reserves the right to modify herein specifications and informations at any time when necessary to provide optimum performance and cost.
Frequency
QESM49H4 / H2 / H32
HC49 SMD Crystal – SMD packaged
Specification (rev-F)
June 30
th
, 2006
Reel Drawing
Multiple
:
1000pcs per reel
4
TEMEX reserves the right to modify herein specifications and informations at any time when necessary to provide optimum performance and cost.
2010 Guangxi College Student Electronic Design Competition List
[i=s] This post was last edited by paulhyde on 2014-9-15 09:48 [/i] 1. Basic instrument list 20MHz ordinary oscilloscope (dual channel, external trigger input, with X-axis input, optional with Z-axis ...
huangxiao0801 Electronics Design Contest
Does the connection between Cyclone IV FPGA and CAN controller SJA1000 require a level conversion chip?
FPGA's IO is powered by 3.3V, SJA1000 is powered by 5V...
shen19891209 FPGA/CPLD
Xu Jinglei's blog ranks first in the world
Character InformationName: Xu Jinglei Gender: FemaleDate of Birth: 1974.04.16 English name:Zodiac sign: Aries Blood type: OHobbies: music, leisure, sports Height: 168 cmCountry of Citizenship: Birthpl...
gaoyanmei Talking
How to design a delay device using VHDL
The input is some randomly generated signals, and all these input signals are required to be output sequentially after a delay of 100 clock cycles. How should this be designed ? The order of the input...
eeleader-mcu FPGA/CPLD
Notes on posting in this forum
[i=s]This post was last edited by paulhyde on 2014-9-15 09:52[/i] When discussing graduation project issues in this forum, please state the content of the design and the general software concept. If y...
zhangf1982 Electronics Design Contest
FPGA application three levels
FPGA applications can be divided into three levels: circuit design, product design, and system design. 1. System-level application   System-level applications combine FPGA with traditional computer te...
suifeng654456 FPGA/CPLD

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1350  1968  2742  2557  653  28  40  56  52  14 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号