DT15K251 datasheet, PDF - EEWORLD Datasheet

DT15K251: DescriptionTantalum Capacitor, Polarized, Tantalum, 25V, 10% +Tol, 10% -Tol, 15uF,; CategoryPassive components capacitor; File Size446KB，4 Pages; ManufacturerIBS Electronics Inc

Download Datasheet Parametric View All

DT15K251 Overview

Tantalum Capacitor, Polarized, Tantalum, 25V, 10% +Tol, 10% -Tol, 15uF,

Parameter Name	Attribute value
Objectid	760153864
package instruction	,
Reach Compliance Code	unknown
ECCN code	EAR99
capacitance	15 µF
Capacitor type	TANTALUM CAPACITOR
Custom functions	Lead Length
dielectric materials	TANTALUM (DRY/SOLID)
negative tolerance	10%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package form	Radial
polarity	POLARIZED
positive tolerance	10%
Rated (DC) voltage (URdc)	25 V
series	DT
Terminal pitch	2.5 mm

How to use FPGA to collect 128KB, 16-bit data?: The input is an analog signal. I found that the built-in ADC of some FPGAs is 12bit, which does not meet the requirements. Can I only input it into the ADC first and then use the FPGA to collect it? W...; SsvepX FPGA/CPLD

TM4C129x development board about reading MX66L51235F EEPROM: During use, the official API (mx66l51235f.h) is called directly, but the configuration fails during the initialization of MX66L51235FInit(ui32SysClock); and it always stays in the Reset_handler sectio...; LLj Microcontroller MCU

Can both crystal radios and operational amplifiers detect RF signals?: Both crystal radios and op amps can detect RF signals? Is that correct?...; 雨中 ADI Reference Circuit

WeChat group voice Q&A at 2pm: Vicor power experts answer netizens' power design questions: [align=left][b]Origin of the event:[/b]This Q&A session is an Easter egg after the end of Vicor's theme event "[url=https://www.eeworld.com.cn/huodong/Vicor_PowerAverage_20190318/index.html]Power Supp...; EEWORLD社区 Power technology

What should I do with the unused I/O pins and clock input pins of the FPGA?: What should I do with the unused I/O pins and clock input pins of the FPGA?There are usually several solutions: 1. Leave it floating, but if it is CMOS level, the above processing method is not recomm...; eeleader FPGA/CPLD

Puzzled!: I am using the learning version of F449. I turned off the DC generator (SCG0=1) and FLL+ stopped working. I also turned off (XT2OFF=0), and MCLK did not select LFXT1CLK (i.e.: FLL_CTL1=0x54). Why can ...; tjhm Microcontroller MCU

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components