EEWORLDEEWORLDEEWORLD

Part Number

Search

2140-N6-12-30

Description
80 CONTACT(S), FEMALE, STRAIGHT SINGLE PART CARD EDGE CONN, SOLDER
CategoryThe connector    The connector   
File Size151KB,2 Pages
ManufacturerECS
Websitehttp://www.ecsxtal.com/
Download Datasheet Parametric View All

2140-N6-12-30 Overview

80 CONTACT(S), FEMALE, STRAIGHT SINGLE PART CARD EDGE CONN, SOLDER

2140-N6-12-30 Parametric

Parameter NameAttribute value
Objectid1970368817
Reach Compliance Codeunknown
ECCN codeEAR99
Connector typeCARD EDGE CONNECTOR
Contact point genderFEMALE
DIN complianceNO
Filter functionNO
IEC complianceNO
MIL complianceNO
Mixed contactsNO
Installation methodSTRAIGHT
Installation typeBOARD
Number of rows loaded2
OptionsGENERAL PURPOSE
Terminal pitch3.175 mm
Termination typeSOLDER
Total number of contacts80
UL Flammability Code94V-0
CC
S
2100 Series Card Edge Connector
.125” X .250” Contact Spacing
Features
Extra large chamfered entry
Conforms to Bell-core spec TR-TSY-00078
Extended card scoops available
Replaceable contacts
Molded in polarization available between
contact, or on contact position.
• De-population of contacts per
customer specification.
• Available in selective gold plate at contact point
• Many other custom options available, including,
but not limited to:
• Single or Both Ends Open
• Shorting Contacts
Specifications
Insulator Material: Glass filled polyester, type PBT,
94 V-O, UL Rated.
Contact Material: Phosphor Bronze Alloy
Contact Plating: Gold and/or Tin over .000050” Nickel,
(See Contact Plating Options).
Current Rating:
3 amp at 30°C
Contact Resistance:
Contact to Daughter Card:
10 m
W
max.
Insulation Resistance:
5000 M
W
min.
Dielectric Withstand Voltage:
1500 V AC
Daughter Board Insertion Force:
16 oz max. per contact pair
when tested with a .071” thick
gage.
Daughter Board Withdrawal Force:
1 oz min. per contact pair
when tested with a .054” thick
gage.
Operating Temperature:
-54
B
C to +125
B
C
R
C
NO. OF CONTACTS
R
A
Recognized under the recognized component
Program of Underwriters Laboratories, Inc.
File Numbers: E146967 and E176234
POS. / CONTACTS
06/12
10/20
12/24
16/32
18/36
20/40
22/44
25/50
28/56
30/60
36/72
38/76
40/80
43/86
50/100
51/102
56/112
60/120
A
1.011 [25.68]
1.511 [38.38]
1.761 [44.73]
2.261 [57.43]
2.511 [63.78]
2.761 [70.13]
3.011 [76.48]
3.386 [86.00]
3.761 [95.53]
4.011 [101.88]
4.761 [120.93]
5.011 [127.28]
5.261 [133.63]
5.626 [143.15]
6.511 [165.38]
6.636 [168.55]
7.261 [184.43]
7.761 [197.13]
B
0.875 [22.23]
1.375 [34.93]
1.625 [41.28]
2.125 [53.98]
2.375 [60.33]
2.625 [66.68]
2.875 [73.03]
3.250 [82.55]
3.625 [92.08]
3.875 [98.43]
4.625 [117.48]
4.875 [123.83]
5.125 [130.18]
5.500 [139.70]
6.375 [161.93]
6.500 [165.10]
7.125 [180.98]
7.625 [193.68]
C
0.625 [15.88]
1.125 [28.58]
1.375 [34.93]
1.875 [47.63]
2.125 [53.98]
2.375 [60.33]
2.625 [66.68]
3.000 [76.20]
3.375 [85.73]
3.625 [92.08]
4.375 [111.13]
4.625 [117.48]
4.875 [123.83]
5.250 [133.35]
6.125 [155.58]
6.250 [158.75]
6.875 [174.63]
7.375 [187.33]
Dimensions are in inch [mm]
For reference only, can go 1 through 60 positions.
MOUNTING STYLE
.250
[6.35]
.180
[4.57]
.610
[15.49]
.250
[6.35]
1
= Clearance Hole
2
= #4-40 Threaded Insert
3
= Flush Mount
4
= #4-40 Threaded Insert
5
= No Mounting Ear
6
= Side Mounting
WWW.ECSCONN.COM
Masters, I want to make a 16*32 dot matrix, but I don't have a good and accurate schematic and program.
Experts, have you done this? Can you please share it with me? Schematics and programs, it would be better if you have a drawing, please help me!...
我22 Creative Market
IAR software programming and debugging issues
Hello everyone, what are the uses of IAR debugging? How to use it? Please give a detailed answer and guide steps. Thank you....
小飞侠859 Microcontroller MCU
How to define bit fields for data in a structure in C language?
Normally, if you set the size of a structure member, it should be as follows [code] typedef struct { char a:1; char b:1; char c:3; char d:3; } [/code] If you want to define an array in a structure, ho...
littleshrimp MCU
Problems with FPGA PLLs
I would like to ask you, the result of the phase-locked loop provided by FPGA is that the frequency is equal and the phase difference is constant, but is the phase difference value finally locked each...
eeleader FPGA/CPLD
I would like to ask a question about drawing a schematic
It's my first time drawing a board, and I want to make some holes on the board. These holes will serve as power input and signal output. What components should I put in these holes when drawing the sc...
lengmian1001 PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2387  2834  1398  1109  280  49  58  29  23  6 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号