EEWORLDEEWORLDEEWORLD

Part Number

Search

8500301EA

Description
HC/UH SERIES, ASYN NEGATIVE EDGE TRIGGERED 14-BIT UP BINARY COUNTER, CDIP16, CERAMIC, DIP-16
Categorylogic    logic   
File Size186KB,31 Pages
ManufacturerIntersil ( Renesas )
Websitehttp://www.intersil.com/cda/home/
Download Datasheet Parametric View All

8500301EA Overview

HC/UH SERIES, ASYN NEGATIVE EDGE TRIGGERED 14-BIT UP BINARY COUNTER, CDIP16, CERAMIC, DIP-16

8500301EA Parametric

Parameter NameAttribute value
Objectid1900169225
Parts packaging codeDIP
package instructionDIP,
Contacts16
Reach Compliance Codeunknown
Counting directionUP
seriesHC/UH
JESD-30 codeR-GDIP-T16
Load/preset inputYES
Logic integrated circuit typeBINARY COUNTER
Operating modeASYNCHRONOUS
Number of digits14
Number of functions1
Number of terminals16
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package body materialCERAMIC, GLASS-SEALED
encapsulated codeDIP
Package shapeRECTANGULAR
Package formIN-LINE
propagation delay (tpd)360 ns
Filter levelMIL-PRF-38535
Maximum supply voltage (Vsup)6 V
Minimum supply voltage (Vsup)2 V
Nominal supply voltage (Vsup)4.5 V
surface mountNO
technologyCMOS
Temperature levelMILITARY
Terminal formTHROUGH-HOLE
Terminal locationDUAL
Trigger typeNEGATIVE EDGE
minfmax20 MHz
Designing With Logic
SDYA009C
June 1997
1
The driver installation package made with installshield cannot be deleted when uninstalling under win2000?
As the title says, the driver is not occupied, but when uninstalling, I cannot roll back and cannot delete the installed driver. Does anyone have a solution? Thank you....
qw12345 Embedded System
Improving image quality in portable ultrasound systems using efficient semiconductors
[i=s]This post was last edited by dontium on 2015-1-23 13:21[/i]Keywords: medical ultrasound equipment, portable ultrasound equipment, ultrasound system block diagram, beamforming, analog front end, A...
德州仪器 Analogue and Mixed Signal
[FPGA Open Source Tutorial Series] Chapter 16 PLL Phase-Locked Loop Introduction and Simple Application
[align=center][color=#000][size=15px][b][size=6]PLL Phase-Locked Loop Introduction and Simple Application[/size][/b][/size][/color][/align] [align=center][color=#000][size=15px][flash=500,375]https://...
芯航线跑堂 FPGA/CPLD
P&E programming error
Hi guys, I am a newbie, I use P&E programmer to burn program to MC9S08AC60, but after connecting, the command window shows "Startup command file does not exit" message, but it shows "target ready", I ...
wjlatelid NXP MCU
Original package size drawing
Original package size drawing.pdf...
tecfighter PCB Design
Determination of the XY axis ratio of LED white light phosphor
[hide]The Y axis is determined by the phosphor you choose. After determining the wavelength of the chip, choose the phosphor you think is suitable (don't know how to choose? Try it and you will know, ...
探路者 LED Zone

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2068  1088  2284  337  2862  42  22  46  7  58 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号