530QA19M0000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530QA19M0000DGR

530QA19M0000DGR: DescriptionCMOS/TTL Output Clock Oscillator, 19MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530QA19M0000DGR Overview

CMOS/TTL Output Clock Oscillator, 19MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530QA19M0000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Reach Compliance Code	unknow
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	19 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Typical applications of three-terminal integrated voltage regulators (b)

Sensor OPA404 type high-speed isolation operational amplifier circuit

Circuit to adjust reverse breakdown voltage

Equivalent circuit and equivalent functional block diagram of CM0S type 555/556

Computer motherboard circuit diagram 440LX2_06

The evaluation of MM32 development board is in progress. If you want to evaluate it, you can continue to apply.: The MM32 development board evaluation activity is in progress! The development boards and prizes for this activity are provided by New Drive Force Company. Thank you for the strong support of New Driv...; okhxyyo Motor Drive Control（Motor Control）

How to draw the spin control in CDateTimeCtrl?: The arrow of the scroll bar in WinCE uses a picture, and the arrow of the spin control seems to be drawn using a poly line. As a result, after replacing the scroll bar arrow picture, the two types of ...; dzp2240 Embedded System

What is management? Let's talk about management from the perspective of programmers: I just read a book on Tencent, which said that management is planning, organizing, leading, and controlling. What do you think? :)...; Wince.Android Talking

Be careful with the FPGA's JTAG port (power-on and power-off sequence): [size=4][color=#000000]According to the strong advice of ALTERA's official FAE (field application engineer), please be careful not to plug or unplug your JTAG download interface while it is powered on...; fish001 Microcontroller MCU

How to use toolhelp.lib functions in HPC?: I am using WinCE5.0. Compile error: error LNK2019: unresolved external symbol _Process32Next referenced in function ... I added the following two lines to the file that uses Process32Next(), etc., but...; nerdbihai Embedded System

PID Motor Control: PID Motor Control...; fish001 Analogue and Mixed Signal

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components