EEWORLDEEWORLDEEWORLD

Part Number

Search

37JR101-1

Description
RF SMC Connector, Male, Panel Mount, Cable Mount, Solder Terminal, Jack
CategoryThe connector    The connector   
File Size152KB,4 Pages
ManufacturerCarlisle Interconnect Components
Download Datasheet Parametric View All

37JR101-1 Overview

RF SMC Connector, Male, Panel Mount, Cable Mount, Solder Terminal, Jack

37JR101-1 Parametric

Parameter NameAttribute value
Reach Compliance Codeunknow
Other featuresSTANDARD: MIL-C-39012, APPLICABLE CABLES: RG-178/U; RG-196/U, INSERTION LOSS AT 4GHZ
Body/casing typeJACK
Characteristic impedance50 Ω
Connector typeRF SMC CONNECTOR
Contact to complete cooperationNOT SPECIFIED
Contact point genderMALE
Contact materialBRASS
Coupling typeTHREADED
DIN complianceNO
Filter functionNO
IEC complianceNO
Insertion loss0.25 dB
insulator materialTFE FLUROCARBON
MIL complianceYES
Manufacturer's serial numberSMC
Installation methodSTRAIGHT
Installation typeCABLE
Maximum operating frequency10 GHz
OptionsGENERAL PURPOSE
Panel mountingYES
Termination typeSOLDER
Base Number Matches1
12864
16824's information...
wzszzxj MCU
May I ask what article the following circuit diagram comes from or whether it has been patented?
May I ask what article the following circuit diagram comes from or whether it has been patented? [img]http://www.dataweek.co.za/Articles/Dataweek%20-%20Published%20by%20Technews/dw3181b.png[/img]...
duowenti PCB Design
About 28377d dual-core simulation and CLA simulation experience
Since 28377D has two CPUs and two CLAs, simulation is more troublesome. Record the operations during simulation. When simulating CPU2, because CPU2 is started by CPU1, CPU1 needs to set CPU2 startup M...
Aguilera Microcontroller MCU
DDR3 reference clock issues
[color=#000000]Use DDR3 SDRAM Controller with UniPHY to control DDR3, and the FPGA is stratix IV EP4SGX series[/color] [color=#000]1.Memory clock frequency 520MHz 2.Set[/color][font=Calibri][color=#00...
xiaoganer FPGA/CPLD
Vivado implementation error, please help
I am working on an IP core, and when I implement it, it keeps reporting "XXX is not placed", as shown in the picture:Is this a common problem? Please give me some advice:congratulate:...
zrqldg FPGA/CPLD
Help: Card reader system design based on FPGA
[i=s]This post was last edited by paulhyde on 2014-9-15 09:51[/i] :'( Please help me! I need to use DE2, but I can't find much information. If anyone has experience, please help me. Thank you!...
LLLY___111 Electronics Design Contest

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 78  1599  132  1490  2247  2  33  3  30  46 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号