EEWORLDEEWORLDEEWORLD

Part Number

Search

514CCCXXXXXXBAGR

Description
Clock Generator, 125MHz, CMOS, PDSO6, 3.20 X 5 MM, ROHS COMPLIANT PACKAGE-6
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size268KB,32 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

514CCCXXXXXXBAGR Overview

Clock Generator, 125MHz, CMOS, PDSO6, 3.20 X 5 MM, ROHS COMPLIANT PACKAGE-6

514CCCXXXXXXBAGR Parametric

Parameter NameAttribute value
MakerSilicon Laboratories Inc
Parts packaging codeSOIC
package instructionLSON,
Contacts6
Reach Compliance Codeunknown
ECCN codeEAR99
JESD-30 codeR-PDSO-N6
length5 mm
Number of terminals6
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Maximum output clock frequency125 MHz
Package body materialPLASTIC/EPOXY
encapsulated codeLSON
Package shapeRECTANGULAR
Package formSMALL OUTLINE, LOW PROFILE
Certification statusNot Qualified
Maximum seat height1.28 mm
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formNO LEAD
Terminal pitch1.27 mm
Terminal locationDUAL
width3.2 mm
uPs/uCs/peripheral integrated circuit typeCLOCK GENERATOR, OTHER
Base Number Matches1
Si514
A
N Y
-F
REQUENCY
I
2
C P
R OG R A MM A B L E
X O ( 1 0 0 k H
Z
Features
TO
250 M H
Z
)
Programmable to any frequency
from 100 kHz to 250 MHz
0.026 ppb frequency tuning
resolution
Glitch suppression on OE, power
on and frequency transitions
1 ps phase jitter (rms, max)
2- to 4-week lead times
Total stability includes 10-year
aging
Comprehensive production test
coverage includes crystal ESR and
DLD
On-chip LDO for power supply
noise filtering
3.3, 2.5, or 1.8 V operation
Differential (LVPECL, LVDS,
HCSL) or CMOS output options
Optional integrated 1:2 CMOS
fanout buffer
Industry standard 5 x 7 and
3.2 x 5 mm packages
–40 to 85
o
C operation
Si5602
Ordering Information:
See page 25.
Pin Assignments:
See page 24.
Applications
All-digital PLLs
DAC+ VCXO replacement
SONET/SDH/OTN
3G-SDI/HD-SDI/SDI
Datacom
Industrial automation
FPGA/ASIC clock generation
FPGA synchronization
SDA
SCL
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Description
The Si514 user-programmable I
2
C XO utilizes Silicon Laboratories' advanced PLL
technology to provide any frequency from 100 kHz to 250 MHz with programming
resolution of 0.026 parts per billion. The Si514 uses a single integrated crystal and
Silicon Labs’ proprietary DSPLL synthesizer to generate any frequency across this
range using simple I
2
C commands. Ultra-fine tuning resolution replaces DACs and
VCXOs with an all-digital PLL solution that improves performance where
synchronization is necessary or in free-running reference clock applications. This
solution provides superior supply noise rejection, simplifying low jitter clock
generation in noisy environments. Crystal ESR and DLD are individually
production-tested to guarantee performance and enhance reliability.
The Si514 is factory-configurable for a wide variety of user specifications, including
startup frequency, I
2
C address, supply voltage, output format, and stability. Specific
configurations are factory-programmed at time of shipment, eliminating long lead
times and non-recurring engineering charges associated with custom frequency
oscillators.
Functional Block Diagram
Preliminary Rev. 0.9 3/11
Copyright © 2011 by Silicon Laboratories
Si514
[NUCLEO-L452RE Review] +OLED screen display driver
[i=s]This post was last edited by jinglixixi on 2020-12-21 16:06[/i]The NUCLEO-L452RE development board has relatively few peripherals. In order to facilitate human interaction, the first thing to con...
jinglixixi stm32/stm8
41. A Raspberry Pi Car with a Thousand Miles of Travel – ROS Learning (ROSBridge Controlling a Little Turtle)
[i=s]This post was last edited by lb8820265 on 2022-11-3 22:29[/i]Previously, we introduced how to control the turtle using the keyboard , using commands , and using your own C language . Here, we wil...
lb8820265 Creative Market
Will continuous writing program disappear into thin air?
December is in trouble!!! I have four projects on hand, and they have to produce results this month. Two of them are pure software. I spend 18 hours a day writing programs, and the logic is very stron...
wugx Talking
Multinational automotive electronics companies implement "China strategy"
At the "China International Automotive Electronics Products and Technologies Exhibition (AES 2006)", we learned from exhibitors such as Renesas, Infineon, Philips, Fujitsu, Melexis and others that the...
frozenviolet Automotive Electronics
The square wave signal output by FPGA is 9.6Mhz, 3.3v vpp. How can I convert it into a sine wave signal with the same frequency and amplitude of 2-3V?
1. As the title says, I would like to ask you, the waveform output by FPGA is as shown below, frequency 9.62Mhz, PK-PK 3.09V, this signal needs to be converted into a sine signal with the same frequen...
zhenyushaw Analog electronics
Multism circuit simulation reports an error after a period of time
When simulating the following circuit, an error message appears after about 260 seconds of simulation. I don't know why?...
喜鹊王子 Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1411  1261  128  421  1988  29  26  3  9  41 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号