EEWORLDEEWORLDEEWORLD

Part Number

Search

DS1044R-07

Description
Silicon Delay Line, 4-Func, 1-Tap, True Output, CMOS, PDSO14,
Categorylogic    logic   
File Size115KB,6 Pages
ManufacturerDALLAS
Websitehttp://www.dalsemi.com
Download Datasheet Parametric View All

DS1044R-07 Overview

Silicon Delay Line, 4-Func, 1-Tap, True Output, CMOS, PDSO14,

DS1044R-07 Parametric

Parameter NameAttribute value
MakerDALLAS
Reach Compliance Codeunknown
Other featuresBOTH LEADING & TRAILING EDGE ACCURACY; MAX FAN OUT OF 10 LS LOAD PER OUTPUT
seriesCMOS/TTL
Input frequency maximum value (fmax)71.4286 MHz
JESD-30 codeR-PDSO-G14
Load capacitance (CL)15 pF
Logic integrated circuit typeSILICON DELAY LINE
Number of functions4
Number of taps/steps1
Number of terminals14
Maximum operating temperature70 °C
Minimum operating temperature
Output polarityTRUE
Package body materialPLASTIC/EPOXY
Package shapeRECTANGULAR
Package formSMALL OUTLINE
programmable delay lineNO
Certification statusNot Qualified
Maximum supply voltage (Vsup)5.25 V
Minimum supply voltage (Vsup)4.75 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal formGULL WING
Terminal locationDUAL
Total delay nominal (td)7 ns
Base Number Matches1
Ask a question that everyone knows is very weak
What is the relationship between the flash memory and RAM and ROM in 430?I am a dull boy and I can't figure it out .Is the program running in RAM or flash?If we make an analogy, can we imagine that fl...
Titan Microcontroller MCU
Altera Embedded Program
Today I saw the article "Altera Embedded Program" on the homepage of EEWORLD . After reading it carefully, I felt that the continuous development of new technologies has brought us many opportunities....
yzl624358 FPGA/CPLD
Where is the USBHostdemo for STM32F105?
Where can I find the USB Host demo for STM32F105?...
wfx198410 stm32/stm8
FPGA Development Guide
This is the second volume of skills...
chapman FPGA/CPLD
Once on July 19 at rich Chuan the opening ceremony
Olympic Games quarter recruits to sit up a clan home pack one to become fashion!(Diagram) The quarter of Olympic Games sits up a person who see the game to want to necessarily be not in the minority, ...
herve713 Linux and Android
C64x+ Memory Organization
TI has improved the high-performance C64x core, greatly improving its performance, and called it the C64x+DSP core. All components of the DSP chip developed based on the C64x+ core are connected with ...
Aguilera DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1700  371  2826  2422  898  35  8  57  49  19 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号