EEWORLDEEWORLDEEWORLD

Part Number

Search

PSD913G3-B-90UI

Description
256K X 8 FLASH, 27 I/O, PIA-GENERAL PURPOSE, PQFP52
Categorysemiconductor    The embedded processor and controller   
File Size375KB,94 Pages
ManufacturerSTMicroelectronics
Websitehttp://www.st.com/
Download Datasheet Parametric View All

PSD913G3-B-90UI Overview

256K X 8 FLASH, 27 I/O, PIA-GENERAL PURPOSE, PQFP52

PSD913G3-B-90UI Parametric

Parameter NameAttribute value
Number of functions1
Number of terminals52
Maximum operating temperature70 Cel
Minimum operating temperature0.0 Cel
Maximum supply/operating voltage3.6 V
Minimum supply/operating voltage3 V
Rated supply voltage3.3 V
Number of input and output buses27
Processing package descriptionPlastic, Quad Flat Package-52
stateDISCONTINUED
packaging shapeSQUARE
Package SizeFLATPACK
surface mountYes
Terminal formGULL WING
Terminal spacing0.6500 mm
terminal coatingtin lead
Terminal locationFour
Packaging MaterialsPlastic/Epoxy
Temperature levelCOMMERCIAL
Microprocessor typeUniversal PIA
Number of ports3
PSD913F2
PSD934F2 PSD954F2
Flash In-System Programmable (ISP) Peripherals
For 8-bit MCUs
PRELIMINARY DATA
FEATURES SUMMARY
s
Single Supply Voltage:
– 5 V±10% for PSD9xxF2
– 3.3 V±10% for PSD9xxF2-V
s
Figure 1. Packages
Up to 2Mbit of Primary Flash Memory (8 uniform
sectors)
256Kbit Secondary Flash Memory (4 uniform
sectors)
Up to 256Kbit SRAM
Over 2,000 Gates of PLD: DPLD
27 Reconfigurable I/O ports
Enhanced JTAG Serial Port
Programmable power management
High Endurance:
– 100,000 Erase/Write Cycles of Flash Memory
– 1,000 Erase/Write Cycles of PLD
PQFP52 (T)
s
s
s
s
s
s
s
PLCC52 (K)
January 2002
This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.
1/3
EEWorld Forum Spring Festival Holiday Duty Schedule
Thank you netizens for your support for EEWorld over the past year! The EEWorld Forum will be open as usual during the Spring Festival. Netizens are welcome to celebrate the Spring Festival and share ...
okhxyyo Suggestions & Announcements
Problems with link layer primitive SYNCp in sata protocol
The link layer has this rule: if SYNCp appears after SOF but before EOF, then the frame is considered to be over, and both parties enter IDLE and wait for the next frame. Question: Under what circumst...
zombes FPGA/CPLD
Read it every day and see what happens?
[font=楷体_GB2312][size=4]1. Don't underestimate anyone. 2. You don't have that many audiences, don't be so tired. 3. Be gentle to people and things. Don't lose your temper casually, no one owes you any...
lixiaohai8211 Talking
High-performance Chinese digital speech recognition algorithm (2)
2 Recognition Algorithm Experiments show that MDSR recognition errors are concentrated in a few pairs of easily confused speech sounds [1]. Therefore, this paper adopts a two-level recognition framewo...
DSP and ARM Processors
Learn from others - Let's take a look at the circuit diagrams and PCBs in various power supply designs!
We can learn a lot from others' works. In this issue of power supply sharing, let's take a look at other people's design circuit diagrams and PCBs! Let's see how others design, explore what is a good ...
okhxyyo Power technology
Information about EMI/EMC
There is no dedicated EMI section, so I will post it here first....
YYF2008 Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 822  2024  8  1331  2170  17  41  1  27  44 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号