EEWORLDEEWORLDEEWORLD

Part Number

Search

PSD913G3-15UI

Description
256K X 8 FLASH, 27 I/O, PIA-GENERAL PURPOSE, PQFP52
Categorysemiconductor    The embedded processor and controller   
File Size375KB,94 Pages
ManufacturerSTMicroelectronics
Websitehttp://www.st.com/
Download Datasheet Parametric View All

PSD913G3-15UI Overview

256K X 8 FLASH, 27 I/O, PIA-GENERAL PURPOSE, PQFP52

PSD913G3-15UI Parametric

Parameter NameAttribute value
Number of functions1
Number of terminals52
Maximum operating temperature70 Cel
Minimum operating temperature0.0 Cel
Maximum supply/operating voltage3.6 V
Minimum supply/operating voltage3 V
Rated supply voltage3.3 V
Number of input and output buses27
Processing package descriptionPlastic, Quad Flat Package-52
stateDISCONTINUED
packaging shapeSQUARE
Package SizeFLATPACK
surface mountYes
Terminal formGULL WING
Terminal spacing0.6500 mm
terminal coatingtin lead
Terminal locationFour
Packaging MaterialsPlastic/Epoxy
Temperature levelCOMMERCIAL
Microprocessor typeUniversal PIA
Number of ports3
PSD913F2
PSD934F2 PSD954F2
Flash In-System Programmable (ISP) Peripherals
For 8-bit MCUs
PRELIMINARY DATA
FEATURES SUMMARY
s
Single Supply Voltage:
– 5 V±10% for PSD9xxF2
– 3.3 V±10% for PSD9xxF2-V
s
Figure 1. Packages
Up to 2Mbit of Primary Flash Memory (8 uniform
sectors)
256Kbit Secondary Flash Memory (4 uniform
sectors)
Up to 256Kbit SRAM
Over 2,000 Gates of PLD: DPLD
27 Reconfigurable I/O ports
Enhanced JTAG Serial Port
Programmable power management
High Endurance:
– 100,000 Erase/Write Cycles of Flash Memory
– 1,000 Erase/Write Cycles of PLD
PQFP52 (T)
s
s
s
s
s
s
s
PLCC52 (K)
January 2002
This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.
1/3
CAN Basics Update Appendix
This is some basic information about CAN bus that I have collected. I hope it will be useful to you. I hope you will support me! [[i] This post was last edited by caihong0217 on 2009-1-7 17:12 [/i]]...
caihong0217 Embedded System
Calling delete on pointer members in the destructor
[i=s]Last edited by paulhyde on 2014-9-15 09:21[/i] Most of the time, classes that perform dynamic memory allocation use new in the constructor and delete in the destructor. This is not hard to do whe...
dtcxn Electronics Design Contest
while statement optimization
How to optimize the following code using the stm32f103 chip?  #define CONST_REGBUF_SIZE 32index=0;while(index{if((usedstatus[index]!=CONST_REGBUF_STATUS_READING)&inforegaddr[index]==tmpaddr)break;inde...
zhouhb stm32/stm8
Huang Zhiwei from the University of South China prepares for the 2013 Electronic Design Competition "Instrumentation" competition topic analysis
[i=s] This post was last edited by paulhyde on 2014-9-15 03:33 [/i] Huang Zhiwei from the University of South China prepares for the 2013 Electronic Design Competition "Instrumentation" category. Anal...
黄智伟 Electronics Design Contest
0 points post...
...
lamborghini Embedded System
Storage operations of EPCS configuration chip in NIOS II soft core
[size=4]The video image overlay board made with CYCLONE FPGA needs to store some user configuration information. In addition to storing FPGA configuration information and NIOS II programs, the EPCS4 c...
fish001 DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1062  852  2758  553  1022  22  18  56  12  21 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号