EEWORLDEEWORLDEEWORLD

Part Number

Search

2200AGF6009B3JB

Description
Strain Guage Sensor, Gage, 0Psi Min, 60Psi Max, 0.15%, 100mV, Cylindrical
CategoryThe sensor    Sensor/transducer   
File Size507KB,4 Pages
ManufacturerGems Sensors & Controls
Download Datasheet Parametric View All

2200AGF6009B3JB Overview

Strain Guage Sensor, Gage, 0Psi Min, 60Psi Max, 0.15%, 100mV, Cylindrical

2200AGF6009B3JB Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Reach Compliance Codeunknow
Maximum accuracy(%)0.15%
shellSTAINLESS STEEL
Maximum operating temperature125 °C
Minimum operating temperature-40 °C
Output range100mV
Output typeANALOG VOLTAGE
Package Shape/FormCYLINDRICAL
port typeG1/8 FEMALE
Maximum pressure range60 Psi
Minimum pressure range
Pressure sensing modeGAGE
Sensor/Transducer TypePRESSURE SENSOR,STRAIN GUAGE
Maximum supply voltage15 V
Minimum supply voltage10 V
Termination typeDIN 9.4MM W/O MATE
Base Number Matches1
How to use FPGA to collect 128KB, 16-bit data?
The input is an analog signal. I found that the built-in ADC of some FPGAs is 12bit, which does not meet the requirements. Can I only input it into the ADC first and then use the FPGA to collect it? W...
SsvepX FPGA/CPLD
TM4C129x development board about reading MX66L51235F EEPROM
During use, the official API (mx66l51235f.h) is called directly, but the configuration fails during the initialization of MX66L51235FInit(ui32SysClock); and it always stays in the Reset_handler sectio...
LLj Microcontroller MCU
Can both crystal radios and operational amplifiers detect RF signals?
Both crystal radios and op amps can detect RF signals? Is that correct?...
雨中 ADI Reference Circuit
WeChat group voice Q&A at 2pm: Vicor power experts answer netizens' power design questions
[align=left][b]Origin of the event:[/b]This Q&A session is an Easter egg after the end of Vicor's theme event "[url=https://www.eeworld.com.cn/huodong/Vicor_PowerAverage_20190318/index.html]Power Supp...
EEWORLD社区 Power technology
What should I do with the unused I/O pins and clock input pins of the FPGA?
What should I do with the unused I/O pins and clock input pins of the FPGA?There are usually several solutions: 1. Leave it floating, but if it is CMOS level, the above processing method is not recomm...
eeleader FPGA/CPLD
Puzzled!
I am using the learning version of F449. I turned off the DC generator (SCG0=1) and FLL+ stopped working. I also turned off (XT2OFF=0), and MCLK did not select LFXT1CLK (i.e.: FLL_CTL1=0x54). Why can ...
tjhm Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 218  2833  973  2860  1323  5  58  20  27  40 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号