EEWORLDEEWORLDEEWORLD

Part Number

Search

5962F9671201VCC

Description
ACT SERIES, HEX 1-INPUT INVERT GATE, CDIP14
Categorylogic    logic   
File Size100KB,3 Pages
ManufacturerRenesas Electronics Corporation
Websitehttps://www.renesas.com/
Download Datasheet Parametric Compare View All

5962F9671201VCC Overview

ACT SERIES, HEX 1-INPUT INVERT GATE, CDIP14

5962F9671201VCC Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Parts packaging codeDIP
package instructionDIP, DIP14,.3
Contacts14
Reach Compliance Code_compli
Other featuresRADIATION HARD CMOS/SILICON ON SAPPHIRE (SOS) TECHNOLOGY
seriesACT
JESD-30 codeR-CDIP-T14
JESD-609 codee0
Load capacitance (CL)50 pF
Logic integrated circuit typeINVERTER
MaximumI(ol)0.008 A
Number of functions6
Number of entries1
Number of terminals14
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDIP
Encapsulate equivalent codeDIP14,.3
Package shapeRECTANGULAR
Package formIN-LINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply5 V
Prop。Delay @ Nom-Su14 ns
propagation delay (tpd)14 ns
Certification statusNot Qualified
Schmitt triggerNO
Filter levelMIL-PRF-38535 Class V
Maximum seat height5.08 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelMILITARY
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
total dose300k Rad(Si) V
width7.62 mm
Base Number Matches1
ACTS04MS
January 1996
Radiation Hardened
Hex Inverter
Pinouts
14 PIN CERAMIC DUAL-IN-LINE MIL-STD-1835
DESIGNATOR CDIP2-T14, LEAD FINISH C
TOP VIEW
A1 1
Y1 2
A2 3
Y2 4
A3 5
Y3 6
GND 7
14 VCC
13 A6
12 Y6
11 A5
10 Y5
9 A4
8 Y4
Features
• Devices QML Qualified in Accordance with MIL-PRF-38535
• Detailed Electrical and Screening Requirements are Contained in
SMD# 5962-96712 and Intersil’s QM Plan
• 1.25 Micron Radiation Hardened SOS CMOS
• Total Dose . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . >300K RAD (Si)
• Single Event Upset (SEU) Immunity: <1 x 10
-10
Errors/Bit/Day
(Typ)
• SEU LET Threshold . . . . . . . . . . . . . . . . . . . . . . . >100 MEV-cm
2
/mg
• Dose Rate Upset . . . . . . . . . . . . . . . . >10
11
RAD (Si)/s, 20ns Pulse
• Dose Rate Survivability . . . . . . . . . . . >10
12
RAD (Si)/s, 20ns Pulse
• Latch-Up Free Under Any Conditions
• Military Temperature Range . . . . . . . . . . . . . . . . . . -55
o
C to +125
o
C
• Significant Power Reduction Compared to ALSTTL Logic
• DC Operating Voltage Range . . . . . . . . . . . . . . . . . . . . 4.5V to 5.5V
• Input Logic Levels
- VIL = 0.8V Max
- VIH = VCC/2 Min
• Input Current
1µA at VOL, VOH
• Fast Propagation Delay . . . . . . . . . . . . . . . . . 14ns (Max), 9ns (Typ)
14 PIN CERAMIC FLATPACK MIL-STD-1835
DESIGNATOR CDFP3-F14, LEAD FINISH C
TOP VIEW
A1
Y1
A2
Y2
A3
Y3
GND
1
2
3
4
5
6
7
14
13
12
11
10
9
8
VCC
A6
Y6
A5
Y5
A4
Y4
TRUTH TABLE
Description
The Intersil ACTS04MS is a Radiation Hardened Hex Inverter.
The ACTS04MS utilizes advanced CMOS/SOS technology to achieve
high-speed operation. This device is a member of radiation hardened,
high-speed, CMOS/SOS Logic Family.
The ACTS04MS is supplied in a 14 lead Ceramic Flatpack (K suffix) or a
Ceramic Dual-In-Line Package (D suffix).
INPUTS
An
L
H
OUTPUTS
Yn
H
L
NOTE: L = Logic Level Low, H = Logic level High
Functional Diagram
An
Yn
Ordering Information
PART NUMBER
5962F9671201VCC
5962F9671201VXC
ACTS04D/Sample
ACTS04K/Sample
ACTS04HMSR
TEMPERATURE RANGE
-55
o
C to +125
o
C
-55
o
C to +125
o
C
25
o
C
25
o
C
25
o
C
SCREENING LEVEL
MIL-PRF-38535 Class V
MIL-PRF-38535 Class V
Sample
Sample
Die
PACKAGE
14 Lead SBDIP
14 Lead Ceramic Flatpack
14 Lead SBDIP
14 Lead Ceramic Flatpack
Die
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
http://www.intersil.com or 407-727-9207
|
Copyright
©
Intersil Corporation 1999
Spec Number
File Number
1
518782
3383.1

5962F9671201VCC Related Products

5962F9671201VCC 5962F9671201VXC
Description ACT SERIES, HEX 1-INPUT INVERT GATE, CDIP14 ACT SERIES, HEX 1-INPUT INVERT GATE, CDFP14, CERAMIC, DFP-14
Is it Rohs certified? incompatible incompatible
Parts packaging code DIP DFP
package instruction DIP, DIP14,.3 DFP, FL14,.3
Contacts 14 14
Reach Compliance Code _compli not_compliant
Other features RADIATION HARD CMOS/SILICON ON SAPPHIRE (SOS) TECHNOLOGY RADIATION HARD CMOS/SILICON ON SAPPHIRE (SOS) TECHNOLOGY
series ACT ACT
JESD-30 code R-CDIP-T14 R-CDFP-F14
JESD-609 code e0 e0
Load capacitance (CL) 50 pF 50 pF
Logic integrated circuit type INVERTER INVERTER
MaximumI(ol) 0.008 A 0.008 A
Number of functions 6 6
Number of entries 1 1
Number of terminals 14 14
Maximum operating temperature 125 °C 125 °C
Minimum operating temperature -55 °C -55 °C
Package body material CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED
encapsulated code DIP DFP
Encapsulate equivalent code DIP14,.3 FL14,.3
Package shape RECTANGULAR RECTANGULAR
Package form IN-LINE FLATPACK
Peak Reflow Temperature (Celsius) NOT SPECIFIED NOT SPECIFIED
power supply 5 V 5 V
propagation delay (tpd) 14 ns 14 ns
Certification status Not Qualified Not Qualified
Schmitt trigger NO NO
Filter level MIL-PRF-38535 Class V MIL-PRF-38535 Class V
Maximum seat height 5.08 mm 2.92 mm
Maximum supply voltage (Vsup) 5.5 V 5.5 V
Minimum supply voltage (Vsup) 4.5 V 4.5 V
Nominal supply voltage (Vsup) 5 V 5 V
surface mount NO YES
technology CMOS CMOS
Temperature level MILITARY MILITARY
Terminal surface Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb)
Terminal form THROUGH-HOLE FLAT
Terminal pitch 2.54 mm 1.27 mm
Terminal location DUAL DUAL
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED
total dose 300k Rad(Si) V 300k Rad(Si) V
width 7.62 mm 6.285 mm
Base Number Matches 1 1
CCS usage problems and solutions
1. When using CCS to compile,an error message similar to "XXXX line ???: warning: last line of file ends without a newline ?" appears. What should I do?Answer: After the program is completed, it is of...
Jacktang Microcontroller MCU
【FAQ】BQ76930: Battery balancing issue
Q: The values in the cell balance configuration are: Cell balance threshold: 3500mV Cell balance window: 200mV Cell balance minimum: 10mV Battery balancing interval: 4s The CB bit in the balanced conf...
qwqwqw2088 Analogue and Mixed Signal
launchpad simple oscilloscope
This post mainly posts some of my early ideas for using launchpad ~ Simple waveform display ~I have been using 5110 LCD, haha~The main function is to use the ADC of G2231 to collect analog signals and...
juring Microcontroller MCU
Request program modification
:)...
大唐盛世 MCU
2440+7113, why can the camera sometimes receive images but sometimes not?
As the title says, I have developed a 7113 driver under ce. The camera is a BNC port. Why can I get the camera data sometimes but not sometimes? When I can't get the data, I get a completely black ima...
ppm009 Embedded System
The most awesome knockoff celebrity quotes of 2008
Chairman Mao said that love is not a dinner party. Who is our lover and who is our rival in love is the primary question in the love field. Darwin said that there are two kinds of evolution. From beas...
emily Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2311  2353  418  2232  2750  47  48  9  45  56 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号