EEWORLDEEWORLDEEWORLD

Part Number

Search

531BC250M000DG

Description
standard clock oscillators si531 3.3V lvds 20ppm tl, 250mhz
CategoryPassive components    oscillator   
File Size127KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

531BC250M000DG Online Shopping

Suppliers Part Number Price MOQ In stock  
531BC250M000DG - - View Buy Now

531BC250M000DG Overview

standard clock oscillators si531 3.3V lvds 20ppm tl, 250mhz

531BC250M000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codecompli
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability7%
JESD-609 codee4
Manufacturer's serial numberSI531
Installation featuresSURFACE MOUNT
Number of terminals6
Maximum operating frequency945 MHz
Minimum operating frequency10 MHz
Nominal operating frequency250 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
Package body materialPLASTIC/EPOXY
Encapsulate equivalent codeDILCC6,.2
physical size7.0mm x 5.0mm x 1.85mm
power supply3.3 V
Certification statusNot Qualified
longest rise time0.35 ns
Maximum slew rate98 mA
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R YS TA L
O
SCILLATOR
(XO) (10 M H
Z
Features
TO
1 . 4 GH
Z
)
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
1
6
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
OE
2
5
CLK–
GND
3
4
CLK+
Si530 (LVDS/LVPECL/CML)
OE
1
6
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
2
5
NC
GND
3
4
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
1
6
V
DD
NC
2
5
CLK–
GND
3
4
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.4 5/13
Copyright © 2013 by Silicon Laboratories
Si530/531
R5F0C908 CS+, for CA CX, chip selection
I just came into contact with Renesas chips. The R5F0C908 used by the company is not in the main series, but in the R78 series. There is no library file for this, so I can't choose the model. The kern...
54xugege Renesas Electronics MCUs
Wi-Fi driver loading problem
Now adjust 2440 + wifi module, using spi0+DMA1, there is no wifi icon after startup, the system starts up: GSPI8385-Using DMA mode pxa_gspi_init! USE_DEVIRQ == 1 SysIntr: 23! MyIst-Priority : 101 irqr...
a3614845 Embedded System
About the problem of Sunplus soft interrupt? ?
When embedding ucos in Lingyang SPCE061A, the function OSCtxSw() is as follows.TEXT .PUBLIC _BREAK //.PUBLIC _OSCtxSw //_OSCtxSw: _BREAK: //Save the contents of the registers of the current task and p...
rabbit_007 Embedded System
How to prioritize tasks
Many books on real-time operating systems do not clearly explain how to arrange task priorities. Task priorities are usually arranged by architects because this is a global strategy and different task...
jorya_txj Embedded System
The feeling of not being able to install DXP
My computer broke down these days, so I reinstalled it, but when I installed DXP 2004, I just couldn't crack it. There were also some that couldn't be cracked on the Internet. Later, I downloaded many...
ddllxxrr PCB Design
EMC Design of RS-485 Port
In the EMC design of RS-485 ports, we need to focus on three factors: electrostatic discharge (ESD), electrical fast transients (EFT) and surge. The International Electrotechnical Commission (IEC) spe...
langtuodianzi Industrial Control Electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2523  958  537  2178  2616  51  20  11  44  53 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号