EEWORLDEEWORLDEEWORLD

Part Number

Search

531FC250M000DG

Description
vcxo oscillators si531 2.5V lvds 20ppm tl, 250mhz
CategoryPassive components    oscillator   
File Size127KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

531FC250M000DG Online Shopping

Suppliers Part Number Price MOQ In stock  
531FC250M000DG - - View Buy Now

531FC250M000DG Overview

vcxo oscillators si531 2.5V lvds 20ppm tl, 250mhz

531FC250M000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionDILCC6,.2
Reach Compliance Codecompli
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability7%
JESD-609 codee4
Manufacturer's serial numberSI531
Installation featuresSURFACE MOUNT
Number of terminals6
Maximum operating frequency945 MHz
Minimum operating frequency10 MHz
Nominal operating frequency250 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
Package body materialPLASTIC/EPOXY
Encapsulate equivalent codeDILCC6,.2
physical size7.0mm x 5.0mm x 1.85mm
power supply2.5 V
Certification statusNot Qualified
longest rise time0.35 ns
Maximum slew rate98 mA
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceGold (Au) - with Nickel (Ni) barrie
S i 5 3 0 / 5 31
R
EVISION
D
C
R YS TA L
O
SCILLATOR
(XO) (10 M H
Z
Features
TO
1 . 4 GH
Z
)
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
1
6
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
OE
2
5
CLK–
GND
3
4
CLK+
Si530 (LVDS/LVPECL/CML)
OE
1
6
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
2
5
NC
GND
3
4
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
1
6
V
DD
NC
2
5
CLK–
GND
3
4
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.4 5/13
Copyright © 2013 by Silicon Laboratories
Si530/531
After the IAR project is compiled and linked, the RAM space occupied by it doubles. Why is this?
Background description: The company requires a certain project to reduce hardware costs, and requires a lower-priced MCU that meets the requirements to replace the original more expensive MSP430F5xx. ...
boxsoldier Microcontroller MCU
Windows CE memory management problem!
Recently I looked at a problem with Windows CE memory management. After a WinCE process loads a DLL, each process must ensure consistency in the DLL address. But if I release the previous process, the...
xyw6813927 Embedded System
Can't find header file when compiling
[i=s]This post was last edited by alenc007 on 2019-6-9 15:33[/i]I am currently using CCS9.0, but I cannot find the MSP430 header file when compiling.In order to avoid the trouble of authentication dur...
alenc007 Microcontroller MCU
L298 English information
RTRTRTRTRT...
m_xiaokun MCU
How to track subroutine variables in c-spy
Ask an expertHow to track the variables of a subroutine in c-spy? ?Should I set it in watch or locals? ?I think I have set it before, but now I can't set it anymore...So frustrating... . . . . ....
spirit_only Microcontroller MCU
What is the development process from a design idea to a product?
The steps are as follows: 1. Functional requirements and implementation methods; 2. Hardware schematic design (how to proceed in the design? What issues need to be considered?) 3. While the hardware i...
Little_Liberty FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1886  339  2652  1410  468  38  7  54  29  10 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号