EEWORLDEEWORLDEEWORLD

Part Number

Search

595FC270M000DG

Description
vcxo oscillators single vcxo 6 pin 0.7ps RS jtr (ncnr)
CategoryPassive components   
File Size113KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric Compare View All

595FC270M000DG Online Shopping

Suppliers Part Number Price MOQ In stock  
595FC270M000DG - - View Buy Now

595FC270M000DG Overview

vcxo oscillators single vcxo 6 pin 0.7ps RS jtr (ncnr)

595FC270M000DG Parametric

Parameter NameAttribute value
ManufactureSilicon Laboratories
Product CategoryVCXO Oscillators
RoHSYes
Package / Case7 mm x 5 mm
Frequency270 MHz
Frequency Stability50 PPM
Supply Voltage2.5 V
Termination StyleSMD/SMT
Dimensions5 mm W x 7 mm L x 1.65 mm H
Minimum Operating Temperature- 40 C
Maximum Operating Temperature+ 85 C
Mounting StyleSMD/SMT
ProducVCXO
Unit Weigh50 mg
Si595
R
EVISION
D
V
O L TAG E
- C
ONTR OLLED
C
RYSTAL
O
S C I L L A T O R
(VCXO)
10
TO
810 MH
Z
Features
Available with any-rate output
frequencies from 10 to 810 MHz
3rd generation DSPLL
®
with
superior jitter performance
Internal fixed fundamental mode
crystal frequency ensures high
reliability and low aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
–40 to +85 ºC operating range
Si5602
Applications
Ordering Information:
SONET/SDH (OC-3/12/48)
Networking
SD/HD SDI/3G SDI video
FTTx
Clock recovery and jitter cleanup PLLs
FPGA/ASIC clock generation
See page 7.
Description
The Si595 VCXO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry to
provide a low-jitter clock at high frequencies. The Si595 is available with
any-rate output frequency from 10 to 810 MHz. Unlike traditional VCXOs,
where a different crystal is required for each output frequency, the Si595
uses one fixed crystal to provide a wide range of output frequencies. This IC-
based approach allows the crystal resonator to provide exceptional
frequency stability and reliability. In addition, DSPLL clock synthesis
provides supply noise rejection, simplifying the task of generating low-jitter
clocks in noisy environments. The Si595 IC-based VCXO is factory-
configurable for a wide variety of user specifications including frequency,
supply voltage, output format, tuning slope, and absolute pull range (APR).
Specific configurations are factory programmed at time of shipment, thereby
eliminating the long lead times associated with custom oscillators.
Pin Assignments:
See page 6.
(Top View)
V
C
1
6
V
DD
OE
2
5
CLK–
GND
3
4
CLK+
Functional Block Diagram
V
DD
CLK–
CLK+
Fixed
Frequency
XO
Any-rate
10–810 MHz
DSPLL
®
Clock Synthesis
ADC
Vc
OE
GND
Rev. 1.2 4/13
Copyright © 2013 by Silicon Laboratories
Si595

595FC270M000DG Related Products

595FC270M000DG 595BC500M000DG 595MD432M975DG
Description vcxo oscillators single vcxo 6 pin 0.7ps RS jtr (ncnr) vcxo oscillators single vcxo 6 pin 0.7ps RS jtr (ncnr) standard clock oscillators single vcxo 6 pin 0.7ps RS jtr (ncnr)
Manufacture Silicon Laboratories Silicon Laboratories Silicon Laboratories
Product Category VCXO Oscillators VCXO Oscillators Standard Clock Oscillators
RoHS Yes Yes Yes
Package / Case 7 mm x 5 mm 7 mm x 5 mm -
Frequency 270 MHz 500 MHz -
Frequency Stability 50 PPM 50 PPM -
Supply Voltage 2.5 V 3.3 V -
Termination Style SMD/SMT SMD/SMT -
Dimensions 5 mm W x 7 mm L x 1.65 mm H 5 mm W x 7 mm L x 1.65 mm H -
Minimum Operating Temperature - 40 C - 40 C -
Maximum Operating Temperature + 85 C + 85 C -
Mounting Style SMD/SMT SMD/SMT -
Produc VCXO VCXO -
Unit Weigh 50 mg 50 mg -
About SDIO device clock settings
各位,我想设置SDIO的clock。以下是ntddsd.h中的一段。//// Definitions for properties used in Get/Set Property requests//// The bus driver version where any given property was introduced is// indicated as a comment to th...
chenli_502 Embedded System
【Design Tools】Detailed Explanation of the Latest Features of Xilinx ISE12 Design Suite
ISE12 Design Suite is a tool suite optimized for productivity for Virtex-6 and Spartan-6 FPGA series, which has made breakthrough progress in reducing power consumption and cost. As the only design su...
GONGHCU FPGA/CPLD
2=Newbie comes with questions again~~~
If MCLK is LFXT1CLK, i.e. 32768Hz, BCSCTL2=SELM_3 should be used; Why is the io port interrupt the same with or without delay? MCLK should be DCOCLK by default. Is it because I haven't set it up yet? ...
manu2013 Microcontroller MCU
Electronics Engineer's Essential Handbook
Essential Handbook for Electronic Engineers: GPS Design Guide 1. GPS Basics 2. GPS Application Basics 3. GPS receiver schematic diagram 4. GPS module 5. Mobile Phone - GPS Navigation Solution 6. PDA -...
nathanak Embedded System
Interrupt scanning keyboard program
Use IO port to implement 3*3 key************ function:use IO port P1.4~P1.7 to impelment 3*3 key --------------------------------------------------- test:press a key then watch the relevant LED light ...
chen502 Microcontroller MCU
Can I dynamically change the size of a window that has been set at initialization? For example, when displaying a video image, it was originally half-screen and now it needs to be displayed full-screen! How can I achieve this?
Can I dynamically change the size of a window that has been set at initialization? For example, when displaying a video image, it should be displayed in full screen instead of half screen! How can I d...
瓜妞妞 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2052  2866  1531  2229  2677  42  58  31  45  54 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号