EEWORLDEEWORLDEEWORLD

Part Number

Search

SiT9001AC-44-33E5-20.00000

Description
standard clock oscillators 20mhz +-100ppm 3.3V Dn 1% from ctr
CategoryPassive components   
File Size400KB,9 Pages
ManufacturerSiTime
Environmental Compliance
Download Datasheet Parametric View All

SiT9001AC-44-33E5-20.00000 Overview

standard clock oscillators 20mhz +-100ppm 3.3V Dn 1% from ctr

SiT9001AC-44-33E5-20.00000 Parametric

Parameter NameAttribute value
ManufactureSiTime
Product CategoryStandard Clock Oscillators
RoHSYes
ProducMEMS Oscillators
Package / Case7 mm x 5 mm
Frequency20 MHz
Frequency Stability100 PPM
Supply Voltage3.3 V
Load Capacitance15 pF
Termination StyleSMD/SMT
Minimum Operating Temperature- 20 C
Maximum Operating Temperature+ 70 C
Dimensions5 mm W x 7 mm L
PackagingBulk
Duty Cycle - Max55 %
Mounting StyleSMD/SMT
Supply Voltage - Max3.63 V
Supply Voltage - Mi2.97 V
SiT9001
High Performance Spread Spectrum Oscillator
The Smart Timing Choice
The Smart Timing Choice
Features
Applications
Frequency range from 1 MHz to 200 MHz
Center Spread Modulation: ±0.25%, ±0.5%, ±1%
Down Spread Modulation: -0.5%, -1%, -2%;
spread disable option available
Power down or output enable option available
Frequency stability: ±25 ppm, ±50 ppm and ±100 ppm
(Spread = OFF)
Operating voltage: 1.8V or 2.5 or 3.3 V; other voltages up to 3.63 V
(contact SiTime)
Operating temperature range: Industrial, -40°C to +85°C, Extended
Commercial, -20°C to +70°C
Industry-standard packages: 2.5 x 2.0, 3.2 x 2.5, 5.0 x 3.2,
7.0 x 5.0 mm x mm
Pb-free, RoHS and REACH compliant
High drive option: 30pF load (contact factory)
30 ps Ultra-low cycle-to-cycle jitter
Set-top boxes and LCD displays
Scanners, printers and copiers
Interface controllers and graphics cards
PCI, CPU and memory buses
Routers and modems
DC Electrical Characteristics
Parameters
Output Voltage High
Output Voltage Low
Input Voltage High
Input Voltage Low
Operating Current
Standby Current
Power Up Time
Symbol
VOH
VOL
VIH
VIL
Idd
I_std
Min.
90
70
Typ.
30
Max.
10
30
27
34
50
10
Unit
%Vdd
%Vdd
%Vdd
%Vdd
mA
mA
µA
ms
IOH = -9 mA
IOL = 9 mA
Pin 1
Pin 1
Output frequency = 30 MHz, 15 pF load
Output frequency = 125 MHz, 15 pF load
Output is weakly pulled down, ST = GND
Time from minimum power supply voltage to the first cycle
(Guaranteed no runt pulses)
IOH = -7 mA
IOL = 7 mA
Pin 1
Pin 1
Output frequency = 30 MHz, 15 pF load
Output frequency = 125 MHz, 15 pF load
Output is weakly pulled down, ST = GND
Time from minimum power supply voltage to the first cycle
(Guaranteed no runt pulses)
IOH = -5 mA
IOL = 5mA
Pin 1
Pin 1
Output frequency = 30 MHz, 15 pF load
Output frequency = 125 MHz, 15 pF load
Output is weakly pulled down, ST = GND
Time from minimum power supply voltage to the first cycle
(Guaranteed no runt pulses)
Condition
Vdd = 3.3V ±10%, -40°C to 85°C
Vdd = 2.5V ±10%, -40°C to 85°C
Output Voltage High
Output Voltage Low
Input Voltage High
Input Voltage Low
Operating Current
Standby Current
Power Up Time
VOH
VOL
VIH
VIL
Idd
I_std
90
70
30
10
30
26
31
50
10
%Vdd
%Vdd
%Vdd
%Vdd
mA
mA
µA
ms
Vdd = 1.8V ±5%, -40°C to 85°C
Output Voltage High
Output Voltage Low
Input Voltage High
Input Voltage Low
Operating Current
Standby Current
Power Up Time
VOH
VOL
VIH
VIL
Idd
I_std
90
70
30
10
30
26
31
50
10
%Vdd
%Vdd
%Vdd
%Vdd
mA
mA
µA
ms
SiTime Corporation
Rev. 1.2
990 Almanor Avenue
Sunnyvale, CA 94085
(408) 328-4400
www.sitime.com
Revised September 17, 2014
Verilog Syntax Summary
1: Basic variables in Verilog are wire net type and register type. Wire net type variables are synthesized into wires, while registers may be synthesized into wires, latches, and flip-flops. 2: Mappin...
eeleader FPGA/CPLD
Is everyone busy lately?
No new opinions were expressed....
eeleader Talking about work
[TI's First Low Power Design Contest] FR5969 LaunchPad Resource List
[i=s]This post was last edited by luyongcdpj on 2014-10-18 07:06[/i] Add it to the project and you can check it anytime without having to cut it out to look at the schematic. I feel that this chip has...
luyongcdpj Microcontroller MCU
How to change the library file in the schematic diagram in orcad?
The first method: edit the library file directly in the schematic diagram, and then update it to the schematic diagram. The operation is as follows: The first step is to select the component you want ...
凡亿教育 PCB Design
A Brief Analysis of Optimization Problems in Embedded Programming
Due to the constraints of power consumption, cost and volume, the processing power of embedded microprocessors is also far behind that of desktop system processors. Therefore, embedded systems have mo...
呱呱 Embedded System
Wince synchronization and computer file transfer problem through activesync
Now the company has a handheld project, and we need to use ActiveSync to transfer files to the PC. It can be synchronized, but when transferring large files, the system freezes when the file is over 1...
cmeter Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1423  2892  1530  1545  342  29  59  31  32  7 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号