EEWORLDEEWORLDEEWORLD

Part Number

Search

570CBC000212DG

Description
programmable oscillators prgrmbl XO 8 pin 7mm x 5mm (ncnr)
CategoryPassive components   
File Size420KB,37 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

570CBC000212DG Online Shopping

Suppliers Part Number Price MOQ In stock  
570CBC000212DG - - View Buy Now

570CBC000212DG Overview

programmable oscillators prgrmbl XO 8 pin 7mm x 5mm (ncnr)

570CBC000212DG Parametric

Parameter NameAttribute value
ManufactureSilicon Laboratories
Product CategoryProgrammable Oscillators
RoHSYes
Package / Case7 mm x 5 mm
Frequency10 MHz
Frequency Stability20 PPM
Supply Voltage3.3 V
Load Capacitance15 pF
Termination StyleSMD/SMT
Minimum Operating Temperature- 40 C
Maximum Operating Temperature+ 85 C
Dimensions5 mm W x 7 mm L x 1.65 mm H
Duty Cycle - Max55 %
Mounting StyleSMD/SMT
ProducXO
Supply Voltage - Max3.63 V
Supply Voltage - Mi2.97 V
Unit Weigh186.030 mg
Si 5 7 0 / S i 5 7 1
10 MH
Z
Features
Any programmable output
frequencies from 10 to 945 MHz and
select frequencies to 1.4 GHz
I
2
C serial interface
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
TO
1.4 G H
Z
I
2
C P
ROGRAMMABLE
XO/VCXO
Internal fixed crystal frequency
ensures high reliability and low
aging
Available LVPECL, CMOS,
LVDS, and CML outputs
Industry-standard 5x7 mm
package
Pb-free/RoHS-compliant
1.8, 2.5, or 3.3 V supply
Si5602
Applications
Ordering Information:
High performance
instrumentation
Low-jitter clock generation
Optical modules
Clock and data recovery
SONET/SDH
xDSL
10 GbE LAN/WAN
ATE
See page 32.
Pin Assignments:
See page 31.
(Top View)
SDA
7
NC
OE
GND
1
2
3
8
SCL
6
5
4
V
DD
CLK–
CLK+
Description
The Si570 XO/Si571 VCXO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry to provide a low-jitter clock at any frequency. The Si570/Si571 are user-
programmable to any output frequency from 10 to 945 MHz and select frequencies
to 1400 MHz with <1 ppb resolution. The device is programmed via an I
2
C serial
interface. Unlike traditional XO/VCXOs where a different crystal is required for
each output frequency, the Si57x uses one fixed-frequency crystal and a DSPLL
clock synthesis IC to provide any-frequency operation. This IC-based approach
allows the crystal resonator to provide exceptional frequency stability and
reliability. In addition, DSPLL clock synthesis provides superior supply noise
rejection, simplifying the task of generating low-jitter clocks in noisy environments
typically found in communication systems.
Functional Block Diagram
V
DD
CLK-
CLK+
Si570
SDA
OE
Fixed
Frequency
XO
10-1400 MHz
DSPLL Clock
Synthesis
7
V
C
SCL
1
2
3
8
SCL
6
5
4
V
DD
CLK–
CLK+
SDA
OE
GND
Si571 only
ADC
GND
V
C
Si571
Si570/Si571
Rev. 1.5 4/14
Copyright © 2014 by Silicon Laboratories
Security English word explanation
MPG A file format compressed using the MPEG-1 compression standard. It can include both the picture and audio components of an image file, or it can include only the picture component. AVI AAVI is the...
程序天使 Industrial Control Electronics
A newbie asks for help: Unable to load ..\..\..\emulation\tpi\tpiarm_x.dll:
Unable to load ..\..\..\emulation\tpi\tpiarm_x.dll:Unable to load ..\..\..\emulation\tpi\tpiarm_x.dll:Unable to load ..\..\..\emulation\tpi\tpiarm_x.dll:Unable to load ..\..\..\emulation\tpi\tpiarm_x....
13006178896 Microcontroller MCU
The difference between resistance and inductance in audio
What is the difference between resistance and inductance in audio? Please!!!...
dingcaiguang Test/Measurement
Spectrum Analyzer Principle
Original URL: https://zhuanlan.zhihu.com/p/85308440Figure 2-1 is a simplified block diagram of a superheterodyne spectrum analyzer. "Heterodyne" means mixing, that is, converting frequencies, and "sup...
btty038 RF/Wirelessly
TDA2030 audio amplifier circuit diagram
TDA2030 is an audio amplifier circuit, which adopts V-type 5-pin single in-line plastic package structure. As shown in the figure, it can be divided into H type and V type according to the shape of th...
Jacktang Analogue and Mixed Signal
The problem of inputting comparator output and AD signal into FPGA at the same time
[i=s] This post was last edited by hms2006 on 2017-5-18 10:30 [/i] Write a simple signal acquisition program, only collect the comparator output, it is completely possible to collect the comparator ou...
hms2006 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1271  2503  1890  1163  1690  26  51  39  24  35 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号