EEWORLDEEWORLDEEWORLD

Part Number

Search

5962R9657901VXC

Description
D Flip-Flop, ACT Series, 1-Func, Positive Edge Triggered, 8-Bit, True Output, CMOS, CDFP20, BOTTOM BRAZED, CERAMIC, DFP-20
Categorylogic    logic   
File Size233KB,10 Pages
ManufacturerCobham Semiconductor Solutions
Download Datasheet Parametric View All

5962R9657901VXC Overview

D Flip-Flop, ACT Series, 1-Func, Positive Edge Triggered, 8-Bit, True Output, CMOS, CDFP20, BOTTOM BRAZED, CERAMIC, DFP-20

5962R9657901VXC Parametric

Parameter NameAttribute value
Parts packaging codeDFP
package instructionDFP,
Contacts20
Reach Compliance Codeunknow
seriesACT
JESD-30 codeR-CDFP-F20
JESD-609 codee4
Logic integrated circuit typeD FLIP-FLOP
Number of digits8
Number of functions1
Number of terminals20
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Output polarityTRUE
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDFP
Package shapeRECTANGULAR
Package formFLATPACK
propagation delay (tpd)19 ns
Certification statusNot Qualified
Filter levelMIL-PRF-38535 Class V
Maximum seat height2.921 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelMILITARY
Terminal surfaceGOLD
Terminal formFLAT
Terminal pitch1.27 mm
Terminal locationDUAL
total dose100k Rad(Si) V
Trigger typePOSITIVE EDGE
width6.9215 mm
minfmax63 MHz
Base Number Matches1
Standard Products
UT54ACS273/UT54ACTS273
Octal D-Flip-Flops with Clear
Datasheet
November 2010
www.aeroflex.com/logic
FEATURES
Contains eight flip-flops with single-rail outputs
Buffered clock and direct clear inputs
Individual data input to each flip-flop
Applications include:
- Buffer/storage registers, shift registers, and pattern
generators
1.2μ
CMOS
- Latchup immune
High speed
Low power consumption
Single 5 volt supply
Available QML Q or V processes
Flexible package
- 20-pin DIP
- 20-lead flatpack
UT54ACS273 - SMD 5962-96578
UT54ACTS273 - SMD 5962-96579
DESCRIPTION
The UT54ACS273 and the UT54ACTS273 are positive-edge-
triggered D-type flip-flops with a direct clear input.
Information at the D inputs meeting the setup time requirements
is transferred to the Q outputs on the positive-going edge of the
clock pulse. When the clock input is at either the high or low
level, the D input signal has no effect at the output.
The devices are characterized over full military temperature
range of -55°C to +125°C.
FUNCTION TABLE
INPUTS
CLR
L
H
H
H
CLK
X
L
D
x
X
H
L
X
OUTPUTS
PINOUTS
20-Pin DIP
Top View
CLR
1Q
1D
2D
2Q
3Q
3D
4D
4Q
V
SS
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
V
DD
8Q
8D
7D
7Q
6Q
6D
5D
5Q
CLK
20-Lead Flatpack
Top View
CLR
1Q
1D
2D
2Q
3Q
3D
4D
4Q
V
SS
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
V
DD
8Q
8D
7D
7Q
6Q
6D
5D
5Q
CLK
LOGIC SYMBOL
Q
x
L
H
L
No change
CLR
CLK
1D
2D
3D
4D
5D
6D
7D
8D
(1)
(11)
(3)
(4)
(7)
(8)
(13)
(14)
(17)
(18)
1D
R
C1
(2)
(5)
(6)
1Q
2Q
3Q
(9)
4Q
(12)
5Q
(15)
6Q
(16)
7Q
(19)
8Q
1
Note:
1. Logic symbol in accordance with ANSI/IEEE standard 91-1984
and IEC Publication 617-12.
Based on STM32F0+L6474 stepper driver open source sharing: source code + schematic + BOM table, etc. are all open source
[i=s]This post was last edited by music_586 on 2018-12-14 11:20[/i] [align=center][b][color=#5E7384]This content was originally created by EEWORLD forum user [size=3]music_586[/size]. If you need to r...
music_586 Motor Drive Control(Motor Control)
CPLD controls 12864 (with font library) to display from 0 to 100?
Thank you, if anyone has this experience, please share it with me, I will be very grateful. My QQ number is 314111565, xiexie!...
df.300mhz FPGA/CPLD
Volatile Deep Understanding
Volatile Deep Understanding Just like the more familiar keywords such as const , auto, register , etc. , volatile is a type modifier. It is designed to modify variables that are accessed and modified ...
tony1573 ARM Technology
Summer vacation is coming, what are you going to do!
Whether you have said goodbye to summer vacation or not, summer vacation will eventually go away. This is the price of growing up!Summer vacation is just around the corner. If you were allowed to take...
maylove Talking
Help
I am doing an experiment to measure the width of the ACLK signal. I use CCI1A, but I don't know which pin CCI1A corresponds to. I looked at the pinout diagram but couldn't find it. I only found TA0.1....
zzbaizhi Microcontroller MCU
I would like to ask about the filter coupling problem in HFSS
I recently designed a Chebyshev bandpass filter, first converting it from a low-frequency LPF circuit to a low-frequency BPF circuit. "qNFDr (WM [img=0,700]http://bbs.rfeda.cn/attachment/Mon_1706/275_...
tkjl12 RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1707  133  1629  1427  2880  35  3  33  29  58 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号